Testable interleaved dual-DRAM architecture for a video memory c

Details Testable interleaved dual-DRAM architecture for a video memory c Testable interleaved dual-DRAM architecture for a video memory c

1997-07-18

2000-08-08

De Cady, Albert

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

345507, 345519, G11C 2900

Patent

active

061016209

ABSTRACT:
A video sub-system features reduced power consumption by integrating a video memory onto the same chip as the video memory controller. The video memory is preferably a small DRAM sufficiently large to store all pixel data for lower resolutions, but insufficient for higher resolutions. At higher resolutions, an external DRAM supplements the internal DRAM. The amount of external DRAM needed depends upon the resolution to be supported. The internal DRAM has a wide data bus and thus high bandwidth, since no external I/O pins are needed. The external DRAM is narrow to minimize pincount and power consumption. Since the external DRAM is slower and lower in bandwidth, pixel data from both internal and external DRAMs are interleaved together for each horizontal scan line. Thus the lower bandwidth of the external DRAM is masked by the high bandwidth of the wide internal DRAM. Either the internal or the external DRAM, or both, are automatically tested with a pseudo-random number generator that writes pseudo-random numbers to the DRAM while simultaneously supplying pixel data to the graphics data path for display. A checksum of the pixel data output from the graphics data path is generated for the first screen of pixels or frame, while on the second frame the pseudo-random number generator is disabled and the DRAM supplies the same pixel data that was written to it by the pseudo-random number generator during the first frame. The checksums for the first and second frames should match if the DRAM is free of faults.

REFERENCES:
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5410547 (1995-04-01), Drain
patent: 5442642 (1995-08-01), Ingalls et al.

Affiliated with

Also associated with

Rating

Testable interleaved dual-DRAM architecture for a video memory c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testable interleaved dual-DRAM architecture for a video memory c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testable interleaved dual-DRAM architecture for a video memory c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1160854