Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2001-08-21
2002-05-28
Bowers, Charles (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C257S485000
Reexamination Certificate
active
06396076
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to parametric test structures for integrated circuits, more particularly, this invention relates to a test structure to measure the depth of etching in resistive substrates.
BACKGROUND OF THE INVENTION
Silicon etching is being aggressively pursued in micro-machining such as with the fabrication of fluid ejection devices such as ink-jet printheads. During the fabrication of such fluid ejection devices, expensive vision tools or high cost operators are used to monitor and measure the depth of trench etch in silicon or other substrates. Manufacturers have used these visual monitoring techniques even though they are expensive and prone to error, especially when using manual labor. Further, when these visual monitoring techniques are used in high volume operations, fatigue and other human factor issues such as ergonomics must be factored into the process, thereby increasing costs. Unless an approach is found which reduces the human interaction with measuring the trench depth, costs will continue to increase making micro-machining less attractive as a new technology.
SUMMARY
A test structure determines the trench depth from etching in a resistive substrate. The test structure has a first contact and a second contact to the substrate. Between the first and second contact is disposed an etch window. A measurement of resistance between the first contact and the second contact is indicative of the depth of etching of in the etch window.
REFERENCES:
patent: 5286656 (1994-02-01), Keown et al.
Oesterle, R, “Etching depth measurement for fine structure” 1982 Derwent-Acc-No 1984-146711 Abstracted Pub No. DD 207060A.*
Patent Application No. 08/956,235, entitled “Single-Side Fabrication Process For Forming Inkjet Monolithic Printing Element Array On A Substrate”.
Bowers Charles
Hewlett--Packard Company
Myers Timothy F.
Thompson Craig
LandOfFree
Test structures for substrate etching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test structures for substrate etching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test structures for substrate etching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2834350