Test structures and method of defect detection using voltage...

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S765010, C257S347000

Reexamination Certificate

active

07456636

ABSTRACT:
Test structures and a method for voltage contrast (VC) inspection are disclosed. In one embodiment, the test structure includes: a gate stack that is grounded by a ground to maintain the gate stack in an off state during VC inspection, which allows NFET defect detection using VC inspection prior to contact dielectric deposition. The test structure may alternatively include a gate stack that is biased by a bias to maintain the gate stack in an on state during VC inspection. The method may detect source-to-drain shorts in a transistor using VC inspection by providing a gate stack over a source and drain region of the transistor that is grounded by a ground to maintain the gate stack in an off state during VC inspection; and inspecting the transistor using voltage contrast. If the drain of the NFET brightens during VC inspection, this indicates a source to drain short.

REFERENCES:
patent: 5557135 (1996-09-01), Hashimoto
patent: 5959459 (1999-09-01), Satya et al.
patent: 6049109 (2000-04-01), Omura et al.
patent: 6452412 (2002-09-01), Jarvis et al.
patent: 6563321 (2003-05-01), Kikuchi
patent: 6720779 (2004-04-01), Lee
patent: 6727501 (2004-04-01), Fan et al.
patent: 6855568 (2005-02-01), Weiner et al.
patent: 6861666 (2005-03-01), Weiner et al.
patent: 2002/0151091 (2002-10-01), Shaw et al.
patent: 2003/0071262 (2003-04-01), Weiner et al.
patent: 2003/0098706 (2003-05-01), Schroeder
patent: 2003/0234430 (2003-12-01), Friend et al.
patent: 2007/0090460 (2007-04-01), Agam et al.
Patterson et al., “Rapid Reduction of Gate-Level Electrical Defectivity using Voltage Contrast Test Structures,” Proceedings of ASMC, pp. 266-272, Mar. 2003.
Wang et al., “The Study and Methodology of Defects Isolation for Contacts of Non-isolated Active Regions on New Logic Designs,” ASM International, pp. 479-483, San Jose, California, Nov. 2005.
Baltzinger et al., “E-beam inspection of dislocations: product monitoring and process change validation,” Proceedings of ASMC, pp. 359-366, 2004.
Weiner et al., “Defect Management for 300 mm and 130 nm Technologies, Part 3: Another Day, Another Yield Learning Cycle,” Yield Management Solutions, pp. 15-28, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test structures and method of defect detection using voltage... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test structures and method of defect detection using voltage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test structures and method of defect detection using voltage... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4024480

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.