Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Patent
1997-09-26
1999-11-23
Heckler, Thomas M.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
702120, 702125, G06F 104
Patent
active
059918888
ABSTRACT:
An electronic system such as a processor or computer system includes circuitry that supports a plurality of clock modes. The clock modes may be used for, for example, testing for critical paths. The clock modes include a variety of clock signal variations that may be utilized such as cycle stretch clock mode, pulse or delay fault mode, and stop mode which provide substantial flexibility in support of a multitude of tests. In one embodiment, a processor of an electronic system includes test clock mode circuitry to support and utilize test clock modes without dependence on an external bypass clock signal operating at processor operational frequencies. Furthermore, the processor implements the test clock modes at full processor operational frequencies. Additionally, a phase-locked loop is utilized to synchronize test mode clock signals with a reference clock signal to, for example, facilitate realistic operational conditions and acquisition of accurate test results. Additionally, in some test clock modes, the phase-locked loop may be synchronized prior to issuing test clock signals to, for example, further support realistic processor operational conditions during, for example, testing operations.
REFERENCES:
patent: 4813005 (1989-03-01), Redig et al.
patent: 5581699 (1996-12-01), Casal et al.
patent: 5781038 (1998-07-01), Ramamurthy et al.
Digital Integrated Circuits, A Design Perspective; Jan M. Rabaey; Prentice Hall Electronics and VLSI Series; .COPYRGT.1996 by Prentice-Hall, Inc.; Upper Saddle River, New Jersey 07458; pp. 538-545.
Crowley Matthew P.
Faulkner Darren R.
Advanced Micro Devices , Inc.
Chambers Kent B.
Heckler Thomas M.
LandOfFree
Test clock modes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test clock modes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test clock modes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235410