Test arrangement for memory devices using a dynamic row for crea

Details Test arrangement for memory devices using a dynamic row for crea Test arrangement for memory devices using a dynamic row for crea

1997-08-22

2000-07-25

DeCady, Albert

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

365201, G11C 700

Patent

active

060947349

ABSTRACT:
A test arrangement for a memory device wherein the equilibration voltage DVC2 is adjusted up or down relative to a nominal value and coupled to one of the bitlines of the paired bitlines of the memory array, while the equilibrating circuit is held disabled, and then the sense amplifiers are used to pull the bitlines to logic 1 and logic 0 levels initializing the bitlines to test data. Appropriate word lines are fired to copy the test data to some or all of the other rows of the memory array, allowing memory tests to be conducted. In another embodiment, a fixed voltage is applied to one of the bitlines of individual bitlines pairs and the sense amplifiers are used to pull the paired bitlines to the correct voltage. In a further embodiment, fixed voltages Vcc and ground are applied to the bitlines of each bitline pair with the sense amplifier being held disabled. The test arrangement can be implemented as a self-test feature for the memory device.

REFERENCES:
patent: 5157629 (1992-10-01), Sato et al.
patent: 5245577 (1993-09-01), Duesman et al.
patent: 5339273 (1994-08-01), Taguchi
patent: 5381368 (1995-01-01), Morgan et al.
patent: 5381373 (1995-01-01), Ohsawa
patent: 5440517 (1995-08-01), Morgan et al.
patent: 5453954 (1995-09-01), Nakamura
patent: 5488583 (1996-01-01), Ong et al.
patent: 5594694 (1997-01-01), Roohparvar et al.
patent: 5732033 (1998-03-01), Mullarkey et al.

Affiliated with

Also associated with

Rating

Test arrangement for memory devices using a dynamic row for crea does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test arrangement for memory devices using a dynamic row for crea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test arrangement for memory devices using a dynamic row for crea will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1343975