Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-09-04
2007-09-04
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S738000
Reexamination Certificate
active
11180895
ABSTRACT:
An inventive test apparatus has a timing comparator for obtaining an output value of an output signal outputted from a memory-under-test with timing of a strobe signal, a logical comparator for comparing the output value obtained by the timing comparator with an expected value and for outputting a comparison result and a phase adjustment control circuit for adjusting the timing of the strobe signal based on the comparison result outputted from the logical comparator. The inventive test apparatus further includes a first variable delay circuit for delaying and supplying the strobe signal to the timing comparator and the phase adjustment control circuit sets the delay effected by the first variable delay circuit based on the comparison result outputted from the logical comparator.
REFERENCES:
patent: 5659553 (1997-08-01), Suzuki
patent: 5732047 (1998-03-01), Niijima
patent: 5796748 (1998-08-01), Housako et al.
patent: 6016565 (2000-01-01), Miura
patent: 6469514 (2002-10-01), Okayasu
patent: 6586924 (2003-07-01), Okayasu et al.
patent: 2001-4712 (2001-01-01), None
patent: 2001-222897 (2001-08-01), None
patent: 2002-181899 (2002-06-01), None
patent: 2003-98235 (2003-04-01), None
International Search Report for International Application No. PCT/JP2005/005547 mailed Jul. 19, 2005, 3 pages.
No associations
LandOfFree
Test apparatus, phase adjusting method and memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test apparatus, phase adjusting method and memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test apparatus, phase adjusting method and memory controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3726461