Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2003-07-31
2010-11-23
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S226000
Reexamination Certificate
active
07840784
ABSTRACT:
A processor may execute a test and skip instruction that includes or otherwise specifies at least two operands that are used in a comparison operation. Based on the results of the comparison, the instruction that follows the test and skip instruction is “skipped.” The test and skip instruction may specify that the operands used in the comparison include (1) the contents of two registers, (2) the contents of one register and the contents of a memory location, or (3) the contents of one register and a stack value. In the second mode (an operand being from memory), a register is specified in the test and skip instruction that contains a value from which a pointer may be calculated. The calculated pointer preferably points to the memory location. If a stack value is used in the execution of the test and skip instruction, the instruction may include a reference to a register that points to the top of the stack. Further, the stack pointer may be adjusted automatically if the stack is used to provide an operand for the instruction. Embodiments may include apparatus and methods.
REFERENCES:
patent: 4003033 (1977-01-01), O'Keefe et al.
patent: 4028668 (1977-06-01), Riikonen
patent: 4038537 (1977-07-01), Cassarino et al.
patent: 4314350 (1982-02-01), Toy
patent: 4873627 (1989-10-01), Baum
patent: 4926312 (1990-05-01), Nukiyama
patent: 5253349 (1993-10-01), Kreitzer
patent: 5434986 (1995-07-01), Kuslak et al.
patent: 5642306 (1997-06-01), Mennemeier et al.
patent: 5644759 (1997-07-01), Lucas et al.
patent: 5931940 (1999-08-01), Shelton
patent: 6029226 (2000-02-01), Ellis et al.
patent: 6047366 (2000-04-01), Ohara et al.
patent: 6098089 (2000-08-01), O'Connor et al.
patent: 6567905 (2003-05-01), Otis
patent: 6571260 (2003-05-01), Morris
patent: 6880074 (2005-04-01), Perry et al.
patent: 6988187 (2006-01-01), Magoshi
patent: 2002/0065990 (2002-05-01), Chauvel et al.
patent: 2002/0069332 (2002-06-01), Chauvel et al.
patent: 2003/0061464 (2003-03-01), Catherwood et al.
patent: 2003/0101320 (2003-05-01), Chauvel et al.
patent: 0 079 995 (1989-06-01), None
Embedded JAVA, Vincent Perrier, Aug. 15, 2001, (3 p.); Online http://www.onjava.com/pub/a/onjava/synd/2001/08/15/embedded.html.
Chauvel Gerard
D'Inverno Dominique
Lasserre Serge
Brady III Wade James
Coleman Eric
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Test and skip processor instruction having at least one... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test and skip processor instruction having at least one..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test and skip processor instruction having at least one... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4244841