Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-05-30
2006-05-30
Chace, Christian P. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C370S374000, C370S392000, C370S395700, C370S409000, C365S049130, C365S050000
Reexamination Certificate
active
07054993
ABSTRACT:
A ternary content addressable memory device. The device includes a ternary CAM array segmented into a plurality of array groups, each of which includes a number of rows of ternary CAM cells. Each array group is assigned to a particular priority by storing the priority number for each array group in an associated storage element. Data entries are then stored in array groups according to priority.
REFERENCES:
patent: 3949368 (1976-04-01), West
patent: 4813002 (1989-03-01), Joyce et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4958377 (1990-09-01), Takahashi
patent: 5319589 (1994-06-01), Yamagata et al.
patent: 5351208 (1994-09-01), Jiang
patent: 5386413 (1995-01-01), McAuley et al.
patent: 5440715 (1995-08-01), Wyland
patent: 5485418 (1996-01-01), Hiraki et al.
patent: 5515370 (1996-05-01), Rau
patent: 5642322 (1997-06-01), Yoneda
patent: 5818786 (1998-10-01), Yoneda
patent: 5870324 (1999-02-01), Helwig et al.
patent: 5920886 (1999-07-01), Feldmeier
patent: 5999435 (1999-12-01), Henderson et al.
patent: 6000008 (1999-12-01), Simcoe
patent: 6006306 (1999-12-01), Haywood et al.
patent: 6011795 (2000-01-01), Varghese et al.
patent: 6081440 (2000-06-01), Washburn et al.
patent: 6098147 (2000-08-01), Mizuhara
patent: 6137707 (2000-10-01), Srinivasan et al.
patent: 6144574 (2000-11-01), Kobayashi et al.
patent: 6154384 (2000-11-01), Nataraj et al.
patent: 6161144 (2000-12-01), Michels et al.
patent: 6181698 (2001-01-01), Hariguchi
patent: 6195701 (2001-02-01), Kaiserswerth et al.
patent: 6199140 (2001-03-01), Srinivasan et al.
patent: 6237061 (2001-05-01), Srinivasan et al.
patent: 6266262 (2001-07-01), Washburn et al.
patent: 6289414 (2001-09-01), Feldmeier et al.
patent: 6362992 (2002-03-01), Cheng
patent: 6370613 (2002-04-01), Diede et al.
patent: 6389506 (2002-05-01), Ross et al.
patent: 6418042 (2002-07-01), Srinivasan et al.
patent: 6460112 (2002-10-01), Srinivasan et al.
patent: 6499081 (2002-12-01), Nataraj et al.
patent: 6539455 (2003-03-01), Khanna et al.
patent: 6606681 (2003-08-01), Uzun
patent: 6892237 (2005-05-01), Gai et al.
patent: 2001/0011228 (2001-08-01), Shenkman
patent: 2001/0053150 (2001-12-01), Clear et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 1063827 (2000-12-01), None
patent: 11-102589 (1999-04-01), None
patent: WO 01/11630 (2001-02-01), None
Kobayashi et al, “A Processor Based High-Speed Longest Prefix Match Search Engine,” IEEE, 2000, pp. 233-239.
Waldvogel et al, “Scalable High Speed IP Routing Lookups,” SIGCOMM 1997, Cannes, France, pp. 25-35.
Waldvogel et al, “Scalable High-Speed Prefix Matching,” ACM Transactions on Computer Systems, Nov. 2001, pp. 440-482.
Srinivasan et al, “Fast Address Lookups Using Controlled Prefix Expansion,” ACM Transactions of Computer Systems, Feb. 1999, pp. 1-10.
Kobayashi et al, “A 50-Mpps Longest Prefix Match Search Engine LSI for Multi-gigabit IP Forwarding,” Technical Report of IEICE, Nov. 1998, pp. 7-12.
Gupta et al, “Routing Lookups in Hardware at Memory Access Speeds,” Proc. Infocom San Francisco, Apr. 1998.
Robinson, “Pattern Addressable Memory,” IEEE Micro, Jun. 1992, pp. 20-30.
Huang et al, “A Fast IP Routing Lookup Scheme for Gigabit Switching Routers,” IEEE 1999, pp. 1429-1436.
Huang, “A Novel IP-Routing Lookup Scheme and Hardware Architecture for Multigigabit Switching Routers,” IEEE Journal on Selected Areas in Communications, Jun. 1999, pp. 1093-1104.
Hayashi et al, “High Speed Table Lookup Engine for IPv6 Longest Prefix Match,” IEEE Global Telecommunications Conference, 1999, pp. 1576-1581.
Kobayashi et al, “A Longest Prefix Match Search Engine for Multi-Gigabit IP Processing,” IEEE, 2000, pp. 1360-1364.
Khanna Sandeep
Nataraj Bindiganavale S.
Roy Rupesh R.
Srinivasan Varadarajan
Chace Christian P.
NetLogic Microsystems, Inc.
Paradice III William L
LandOfFree
Ternary content addressable memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ternary content addressable memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ternary content addressable memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3543816