Techniques using integrated circuit chip capable of being...

Details Techniques using integrated circuit chip capable of being... Techniques using integrated circuit chip capable of being...

2005-09-27

2005-09-27

Ray, Gopal C. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus expansion or extension

C711S115000, C714S006130

Reexamination Certificate

active

06950894

ABSTRACT:
In one embodiment, a method is provided in which an integrated circuit that includes an integrated input/output (I/O) controller is coupled to a storage system. The integrated circuit is coupled to a host processor system bus via a dedicated communication path. The storage system is capable of being coupled to and de-coupled from at least one removable storage device, and of receiving from the integrated circuit, when the storage system is coupled to the integrated circuit, data and/or an I/O request. The method of the embodiment also includes coupling or de-coupling the at least one removable storage device to or from, respectively, the storage system. The storage system remains capable of receiving from the integrated circuit the data and/or I/O request while the at least one removable storage device is being coupled to or de-coupled from the storage system.

REFERENCES:
patent: 4084230 (1978-04-01), Matick
patent: 4870643 (1989-09-01), Bultman et al.
patent: 5088081 (1992-02-01), Farr
patent: 5191584 (1993-03-01), Anderson
patent: 5367669 (1994-11-01), Holland et al.
patent: 5497464 (1996-03-01), Yeh
patent: 5522049 (1996-05-01), Kimura et al.
patent: 5666495 (1997-09-01), Yeh
patent: 5761460 (1998-06-01), Santos et al.
patent: 5986889 (1999-11-01), Chang
patent: 6098114 (2000-08-01), McDonald et al.
patent: 6122750 (2000-09-01), Hayasaka
patent: 6137679 (2000-10-01), Chang
patent: 6349353 (2002-02-01), Lewis et al.
patent: 6370604 (2002-04-01), Sreekanti
patent: 6768222 (2004-07-01), Ricks
“A 250 MHZ dual port cursor RAM using dynamic data alignment architecture” by Nakase, Y.; Kono, H.; Tokuda, T. (abstract only) Publication Date: May 5-8, 1997.
Intel Corp., Product Brief, Intel Pentium 4 Processor-based Platform with the Intel 850 chipset Family, 2002.
Intel Corp., Low Pin Conut (LPC) Interface Specification, Rev. 1.0, Sep. 29, 1997.
Intel Corp., Intel 82801BA I/O Controller Hub 2 (ICH2) and Intel 82801 BAM I/O Controller Hub 2 Mobile (ICH2-M), datasheet, Oct. 2000.
Intel Corp., Intel 850 Chipset Family: Intel 82850/82850E Memory Controller Hub (MCH), Datasheet, May 2002.
Intel Corp., Intel 850 Chipset Family: Intel 82850/82850E Memory Controller Hub (MCH), Specification Update, May 2002.
Intel Corp., Intel 82801BA I/O Controller Hub 2 (ICH2) and Intel 82801 BAM I/O Controller Hub 2 Mobile (ICH2-M), Specification Update, Jul. 2002.
Promise Technology Inc., Product Launch, Ultra Trak SX & RM Series, Server-class, SCSI-to-Ultra ATA RAID External &-Rackmount Subsystems, 2002.
Promise Technology Inc., ATA RAID 0, 1 Network Attached Storage, Connector II.
Promise Technology Inc., Super Swap.
Promise Technology Inc., Powered by Promise ATA RAIF, SuperTrak SX6000.
Promise Technology Inc., Ultra ATA/133 Hot Swap Drive Enclosre, SuperSwap 1000.
Promise Technology Inc., UltraATA/100 Controller for 66MHz PCI Motherboards, Ultra100 TX2.
Promise Technology Inc., Ultra ATA/133 Controller for 66MHz PCI, Ultra 133 TX2.
Promise Technology Inc., SCSI-to-ATA RAID External Subsystems, UnltraTrak SX & RM Series Subsystems.
Promise Technology Inc., 2-Channel Ultra ATA/100 RAID Controller and Hot Swap Subsystem, FastTrak 100 TX2.
Promise Technology Inc., Ultra ATA/133 RAID 0, 1 and O+1 Controller, FastTrak TX 2000.
USB Engineering Change Notice, Pull-up/pull-down resistors, Universal Serial Bus Specification Revision 2.0.
Errata for “USB Revision 2.0 Apr. 27, 2000” as of Dec. 7, 2000.
Errata for “USB Revision 2.0 Apr. 27, 2000” as of May 28, 2002.
Peter T. McLean, Maxtor, Corp., Information Technology—AT Attachment with Packet Interface—5 (ATA/ATAPI-5), working draft, Rev. 3, Feb. 29, 2000.
American National Standard for Information Technology—AT Attachment with Packet Interface -5 (ATA/ATAPI-5), developed by Incits, Dec. 13, 2000.

Affiliated with

Also associated with

Rating

Techniques using integrated circuit chip capable of being... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques using integrated circuit chip capable of being..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques using integrated circuit chip capable of being... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3433047