Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2005-03-29
2009-02-03
Bui, Hung S (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S756000
Reexamination Certificate
active
07486526
ABSTRACT:
An improved redundant computing apparatus has a chassis assembly configured to (i) mount to a standard electronic equipment rack and (ii) consume substantially 1U of space in a particular direction within the standard electronic equipment rack. The chassis assembly includes a housing and a midplane disposed within the housing. The apparatus further includes a set of power supply/blower assemblies configured to electrically connect to and electrically disconnect from the midplane of the chassis assembly in a hot swappable manner, and a set of computing devices configured to electrically connect to and electrically disconnect from the midplane of the chassis assembly in a hot swappable manner. By way of example, the set of computing devices is adapted to move data into and out of a set of disk drives on behalf of a set of external host computers.
REFERENCES:
patent: 4748560 (1988-05-01), Kataoka
patent: 5506750 (1996-04-01), Carteau et al.
patent: 6411535 (2002-06-01), Roux
patent: 6459571 (2002-10-01), Carteau
patent: 6563706 (2003-05-01), Strickler
patent: 6583989 (2003-06-01), Guyer et al.
patent: 6621692 (2003-09-01), Johnson et al.
patent: 6628513 (2003-09-01), Gallagher et al.
patent: D486494 (2004-02-01), Gundogan et al.
patent: 6725302 (2004-04-01), Benayoun et al.
patent: 6747878 (2004-06-01), Hipp et al.
patent: 6751094 (2004-06-01), Kolb et al.
patent: 6762362 (2004-07-01), Cavanaugh et al.
patent: 6771499 (2004-08-01), Crippen et al.
patent: 6785133 (2004-08-01), Barringer et al.
patent: 6785142 (2004-08-01), Regimbal et al.
patent: D496050 (2004-09-01), Gundogan et al.
patent: 6789206 (2004-09-01), Wierzbicki et al.
patent: 6826456 (2004-11-01), Irving et al.
patent: 6850410 (2005-02-01), Peeke et al.
patent: 6909052 (2005-06-01), Haug et al.
patent: 6924977 (2005-08-01), Bestwick et al.
patent: 6924986 (2005-08-01), Sardella et al.
patent: 6943463 (2005-09-01), Goerke et al.
patent: 6980427 (2005-12-01), Garnett et al.
patent: 7039737 (2006-05-01), Dorr et al.
patent: 7042720 (2006-05-01), Konshak et al.
patent: 7139170 (2006-11-01), Chikusa et al.
patent: 7154723 (2006-12-01), Warnakulasooriya et al.
patent: 7193845 (2007-03-01), Titus
patent: 2005/0207105 (2005-09-01), Davies
patent: 2006/0061955 (2006-03-01), Imblum
Wierzbicki, Robert P., et al., “Techniques for Redundant Computing Within a 1U Form Factor With Improved Resource Partitioning and Management,” Patent Application filed with the United States Patent and Trademark Office on Mar. 29, 2005, U.S. Appl. No. 11/092,039.
U.S. Appl. No. 11/092,039, filed Mar. 29, 2005, Wierzbicki, et al.
Cieluch Steven R.
Connor, Jr. Thomas J.
Frangioso, Jr. Ralph C.
Johnson Keith C.
Schillinger Michael L.
BainwoodHuang
Bui Hung S
EMC Corporation
LandOfFree
Techniques for redundant computing from within a 1U form... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for redundant computing from within a 1U form..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for redundant computing from within a 1U form... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4071106