Techniques for on-chip termination

Details Techniques for on-chip termination Techniques for on-chip termination

2011-07-05

2011-07-05

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S034000, C326S087000

Reexamination Certificate

active

07973553

ABSTRACT:
A circuit includes first transistors and a comparator. The comparator compares a reference signal and a signal that is based on conductive states of the first transistors. A control circuit generates first control signals based on an output signal of the comparator. The conductive states of the first transistors are determined based on the first control signals. An arithmetic circuit performs an arithmetic function based on the first control signals and second control signals to generate calibration signals. Second transistors provide a termination impedance at an external terminal of the circuit that is based on the calibration signals.

REFERENCES:
patent: 6064224 (2000-05-01), Esch, Jr. et al.
patent: 6445245 (2002-09-01), Schultz et al.
patent: 7038486 (2006-05-01), Aoyama et al.
patent: 7218155 (2007-05-01), Chang et al.
patent: 7221193 (2007-05-01), Wang et al.
patent: 7417452 (2008-08-01), Wang et al.
patent: 7420386 (2008-09-01), Wang et al.
patent: 7443203 (2008-10-01), Oguri
patent: 2006/0226868 (2006-10-01), Lee et al.
patent: 2009/0167344 (2009-07-01), Lee
patent: 2010/0045338 (2010-02-01), Kodato

Affiliated with

Also associated with

Rating

Techniques for on-chip termination does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for on-chip termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for on-chip termination will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2712054