Techniques for level shifting signals

Details Techniques for level shifting signals Techniques for level shifting signals

2008-05-15

2011-10-04

Cho, James H (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S068000

Reexamination Certificate

active

08030964

ABSTRACT:
A level shifter circuit includes an input circuit, an inverter, a pull-up circuit, and a pull-down circuit. The input circuit generates a pull-up signal in response to an input signal using charge from a supply voltage. The inverter inverts the input signal to generate a pull-down signal. The inverter comprises complementary transistors that receive charge from the supply voltage. The pull-up circuit pulls a level shifted output signal of the level shifter circuit to the supply voltage in response to the pull-up signal. The pull-down circuit pulls the level shifted output signal to a low voltage in response to the pull-down signal.

REFERENCES:
patent: 3795827 (1974-03-01), Greger
patent: 5804998 (1998-09-01), Cahill et al.
patent: 5808480 (1998-09-01), Morris
patent: 6184700 (2001-02-01), Morris
patent: 6518818 (2003-02-01), Hynes
patent: 7239178 (2007-07-01), Cornell et al.
patent: 7355445 (2008-04-01), Kimura
patent: 7463072 (2008-12-01), Kim et al.
U.S. Appl. No. 11/691,106, filed Mar. 26, 2007, Mei Luo et al.
U.S. Appl. No. 11/825,164, filed Jul. 3, 2007, Ali Atesoglu.

Affiliated with

Also associated with

Rating

Techniques for level shifting signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for level shifting signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for level shifting signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4276951