Techniques for integrated circuit clock management using...

Details Techniques for integrated circuit clock management using... Techniques for integrated circuit clock management using...

2011-04-05

2011-04-05

Patel, Nitin C (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S501000

Reexamination Certificate

active

07921318

ABSTRACT:
A processor (400) includes a clock source (402), a central processing unit (CPU) (408), and a clock generator (404). The clock source (402) includes an output for providing a periodic clock signal. The CPU (408) includes an input for receiving a CPU clock signal. The clock generator (404) includes a first input coupled to the output of the clock source (402), a second input for receiving a mode signal that indicates an output frequency, and an output coupled to the input of the CPU (408). The clock generator (404) provides the CPU clock signal using periodic pulse skipping such that the CPU clock signal has a number of transitions over a unit of time corresponding to the output frequency.

REFERENCES:
patent: 4031476 (1977-06-01), Goldberg
patent: 4264863 (1981-04-01), Kojima
patent: 4344036 (1982-08-01), Dakroub et al.
patent: 4580282 (1986-04-01), Lawton et al.
patent: 4590602 (1986-05-01), Wolaver
patent: 4600895 (1986-07-01), Landsman
patent: 4758945 (1988-07-01), Remedi
patent: 5151986 (1992-09-01), Langan et al.
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5268656 (1993-12-01), Muscavage
patent: 5291070 (1994-03-01), Witt
patent: 5586308 (1996-12-01), Hawkins et al.
patent: 5652536 (1997-07-01), Nookala et al.
patent: 5710929 (1998-01-01), Fung
patent: 5828869 (1998-10-01), Johnson et al.
patent: 6021500 (2000-02-01), Wang et al.
patent: 6157265 (2000-12-01), Hanjani
patent: 6281721 (2001-08-01), Kinget et al.
patent: 6281759 (2001-08-01), Coffey
patent: 6316982 (2001-11-01), Gutierrez, Jr.
patent: 6359486 (2002-03-01), Chen
patent: 6385126 (2002-05-01), Jung et al.
patent: 6411135 (2002-06-01), Komoto
patent: 6584571 (2003-06-01), Fung
patent: 6694389 (2004-02-01), Coates et al.
patent: 6715094 (2004-03-01), Jacobs
patent: 6983354 (2006-01-01), Jeddeloh
patent: 7319345 (2008-01-01), Farjad-rad et al.
patent: 7456674 (2008-11-01), Oakland
patent: 7675338 (2010-03-01), Boerstler et al.
patent: 2002/0140486 (2002-10-01), Boerstler et al.
patent: 2002/0154723 (2002-10-01), Nakamura
patent: 2004/0008725 (2004-01-01), McNamara et al.
patent: 2004/0119521 (2004-06-01), Kurd et al.
patent: 2005/0195009 (2005-09-01), Mack et al.
patent: 2008/0094117 (2008-04-01), Stoler et al.
TDB-ACC-No:NA9002345, title:“Dynamic clock frequency changing for a memory controller” dated: Feb. 1, 1990.
Actions on the Merits by the U.S.P.T.O. as of Apr. 23, 2009, 1 page.
Chakraborty et al., “Efficient Self-Timed Interfaces for Crossing Clock Domains,” Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, IEEE 2003, pp. 1-11.
Chelcea et al., “A Low-Latency FIFO for Mixed-Clock Systems,” Department of Computer Science, Columbia University, 8 pages.
Chelcea et al., “Robust Interfaces for Mixed-Timing Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 8, Aug. 2004, p. 857-873.
Messerschmitt, David G., “Synchronization in Digital System Design,” IEEE Journal on Selected Areas in Communications, vol. 8, No. 8, Oct. 1990, pp. 1404-1419.
Seizovic, Jakov N., “Pipeline Synchronization,” Myricom, Inc., 0-8186-6210-7/94, IEEE 1994, pp. 87-96.
PCT International Search Report for PCT/2008/006342, 3 pages.
Actions on the Merits by the U.S.P.T.O. as of Jun. 24, 2009, 2 pages.
Actions on the Merits by the U.S.P.T.O. as of Aug. 26, 2008, 1 page.
U.S. Appl. No. 11/528,947, Notice of Allowance mailed Aug. 6, 2009, 8 pgs.
U.S. Appl. No. 11/528,947, filed Sep. 28, 2006, entitled “Device and Method for Transferring Data Between Devices”.
U.S. Appl. No. 12/613,837, filed Nov. 6, 2009, entitled “Device and Method for Transferring Data Between Devices”.
U.S. Appl. No. 11/750,267, filed May 17, 2007, entitled “Techniques for Integrated Circuit Clock Management”.
U.S. Appl. No. 11/750,290, filed May 17, 2007, entitled “Techniques for Integrated Circuit Clock Management Using Multiple Clock Generators”.
U.S. Appl. No. 11/750,275, filed May 17, 2007, entitled “Techniques for Integrated Circuit Clock Signal Manipulation to Facilitate Functional and Speed Test”.
U.S. Appl. No. 11/409,228, filed Mar. 23, 2009, entitled “Digital Frequency Synthesizer Device and Method Thereof”.
U.S. Appl. No. 11/750,267, Office Action mailed Jul. 1, 2009, 5 pgs.
U.S. Appl. No. 11/750,267, Final Office Action mailed Oct. 23, 2009, 5 pgs.
Actions on the Merits by the U.S.P.T.O. as of Dec. 11, 2008, 1 page,
U.S. Appl. No. 11/750,275, Notice of Allowance mailed Nov. 17, 2009, 4 pgs.
U.S. Appl. No. 11/750,267, Notice of Allowance mailed Feb. 1, 2010, 7 pgs.
U.S. Appl. No. 11/750,290, Office Action mailed Mar. 25, 2010, 16 pages.
U.S. Appl. No. 12/409,228, Non-Final Office Action mailed Oct. 15, 2010, 27 pages.
U.S. Appl. No. 11/750,290, Non-Final Office Action mailed Mar. 25, 2010, 16 pages.
U.S. Appl. No. 11/750,290, Non-Final Office Action mailed Sep. 16, 2010, 17 pages.

Affiliated with

Also associated with

Rating

Techniques for integrated circuit clock management using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for integrated circuit clock management using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for integrated circuit clock management using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2677129