Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-05-23
2006-05-23
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S156000, C711S145000
Reexamination Certificate
active
07051175
ABSTRACT:
Performance improved transaction identification queue structures and techniques for implementing such structures. Specifically, a read queue structure and a dropped queue structure are provided in a host/data controller. Once the read queue structure is filled with read requests, any read requests corresponding to transactions that can be completed without retrieving data from main memory may be moved to the dropped queue structure. The dropped queue structure may provide substitute entrypoints for storage of subsequent read requests.
REFERENCES:
patent: 5313584 (1994-05-01), Tickner et al.
patent: 5826052 (1998-10-01), Stiles et al.
patent: 6226715 (2001-05-01), Van Der Wolf et al.
patent: 6295586 (2001-09-01), Novak et al.
patent: 6430654 (2002-08-01), Mehrotra et al.
patent: 6496917 (2002-12-01), Cherabuddi et al.
patent: 2002/0176430 (2002-11-01), Sangha et al.
patent: 2004/0088439 (2004-05-01), Lee et al.
LandOfFree
Techniques for improved transaction processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for improved transaction processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for improved transaction processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3615404