Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-25
2007-09-25
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10716309
ABSTRACT:
Techniques are provided for grouping circuits in a user design for a programmable integrated circuit into logic blocks. A packing tool separates each circuit element into individual abstract blocks and groups the abstract block into logic blocks. A determination is made whether placement information indicates that a design goal would be improved by rearranging at least a portion of the user design. The user design can be rearranged by moving one or more of the abstract blocks into different logic blocks than the ones they were previously grouped with. Circuit elements in the same logic block can be separated and placed into different logic blocks to improve routability of the user design and signal timing.
REFERENCES:
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 5550839 (1996-08-01), Buch et al.
patent: 5818726 (1998-10-01), Lee
patent: 6099583 (2000-08-01), Nag
patent: 6714903 (2004-03-01), Chu et al.
patent: 6813754 (2004-11-01), Wu et al.
patent: 6957412 (2005-10-01), Betz et al.
patent: 6968514 (2005-11-01), Cooke et al.
patent: 2001/0003843 (2001-06-01), Scepanovic et al.
patent: 2002/0091979 (2002-07-01), Cooke et al.
“Introduction to Quartus® II,” product manual, chapter 5, pp. 74-155, Altera Corporation San Jose, CA (2003).
“Using the Quartus II Chip Editor,” Application Note 310, version 1.0, Altera Corporation San Jose, CA (Jun. 2003).
Betz Vaughn
Bozman Kimberly
Padalia Ketan
Dinh Paul
Doan Nghia M.
Townsend and Townsend / and Crew LLP
LandOfFree
Techniques for grouping circuit elements into logic blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for grouping circuit elements into logic blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for grouping circuit elements into logic blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3759399