Techniques for configuring programmable logic using on-chip...

Details Techniques for configuring programmable logic using on-chip... Techniques for configuring programmable logic using on-chip...

2006-01-18

2008-05-20

Chang, Daniel (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S041000

Reexamination Certificate

active

07375551

ABSTRACT:
Techniques and circuitry provide fast, accurate, proper, and reliable transfer of configuration data from an on-chip nonvolatile memory to the programmable logic core of a programmable logic integrated circuit. A first technique includes not allowing the programmable logic to be configured until the data held in the on-chip nonvolatile memory can be read correctly and reliably. A second technique includes verifying the configuration data is transferred from the nonvolatile memory to the programmable logic core correctly and without error during the transfer process. These two techniques may be combined or used individually during the configuration of an integrated circuit.

REFERENCES:
patent: 6219785 (2001-04-01), Smith
patent: 6538468 (2003-03-01), Moore
patent: 7030647 (2006-04-01), White et al.
patent: 7190190 (2007-03-01), Camarota et al.
patent: 7215139 (2007-05-01), Agrawal et al.

Affiliated with

Also associated with

Rating

Techniques for configuring programmable logic using on-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for configuring programmable logic using on-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for configuring programmable logic using on-chip... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3984772