Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2000-07-31
2003-03-25
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S016000, C326S039000, C714S724000, C714S725000
Reexamination Certificate
active
06538469
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of integrated circuits, and more specifically to techniques to reduce the utilization of external pins in implementing integrated circuit functionality.
Semiconductor technology continues to improve. This technology allows greater and greater functionality to be provided by a single integrated circuit or “chip”. Signals are input to and output from the chips using external pins or pads. The chip interfaces to external circuitry, possibly on other chips, using the external pins.
Many functions such as testing and configuration of an integrated circuit are performed using the external pins. An integrated circuit may be packaged in a package having a sufficient number external pins to bond to all the pads of the integrated circuit. However, it is also desirable that the same integrated circuit may be packaged or “downbonded” into a smaller package with fewer external pins. Smaller packages may be desirable because of their reduced cost. For example, it is desirable to use a package size that provides a sufficient number of I/Os. And, a larger package size is not used because the additional I/Os would be left unused.
It is important that functions such as testing and configuration remain accessible even when the integrated circuit is downbonded into a smaller package. Consequently, there is a need for techniques of implementing functions in integrated circuits to facilitate downbonding of the integrated circuit into a package with fewer pins.
SUMMARY OF THE INVENTION
The present invention is a technique of implementing functionality on an integrated circuit to facilitate downbonding of the integrated circuit into packages with fewer pins. Furthermore, in a specific embodiment, the present invention is a technique to reduce the number of required test pins, especially for low-pin count packages. Downbonding is desirable since it provides the customer with a wide range of package choices and the option to get a low-pin count package of the same device for much lower price.
As a specific example, in a programmable integrated circuit such as a programmable logic device (PLD), test data may be serially input using a single test pin into the integrated circuit in serial for two (or more) columns of logic array blocks, instead of one column. Many columns may be input in parallel using a plurality of test pins.
Test data is input using the test pin, and is stored in a first register. This test data is then transferred in parallel to a second register. From the second register, the test data may be transferred to the logic array blocks for testing of the logic array blocks. The technique of the present invention will provide the same full test coverage of the device. With fewer number of test pins, the device can be downbonded to the smaller pin count packages.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4267463 (1981-05-01), Mayumi
patent: 4488246 (1984-12-01), Brice
patent: 4488259 (1984-12-01), Mercy
patent: 4512011 (1985-04-01), Turner
patent: 4584673 (1986-04-01), Kuljk
patent: 4667325 (1987-05-01), Kitano et al.
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 5175859 (1992-12-01), Miller et al.
patent: 5336951 (1994-08-01), Josephson et al.
patent: 5355369 (1994-10-01), Greenberger et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5381420 (1995-01-01), Henry
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5489858 (1996-02-01), Pierce et al.
patent: 5491666 (1996-02-01), Sturges
patent: 5519715 (1996-05-01), Hao et al.
patent: 5550843 (1996-08-01), Yee
patent: 5581564 (1996-12-01), Miller et al.
patent: 5590305 (1996-12-01), Terril et al.
patent: 5594367 (1997-01-01), Trimberger et al.
patent: 5627842 (1997-05-01), Brown et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5650734 (1997-07-01), Chu et al.
patent: 5712858 (1998-01-01), Godiwala et al.
patent: 5717702 (1998-02-01), Stokes et al.
patent: 5734868 (1998-03-01), Curd et al.
patent: 5737567 (1998-04-01), Whittaker et al.
patent: 5841867 (1998-11-01), Jacobson et al.
patent: 5864486 (1999-01-01), Deming et al.
patent: 5869979 (1999-02-01), Bocchino
patent: 5909450 (1999-06-01), Wright
patent: 5909453 (1999-06-01), Kelem et al.
patent: 5936973 (1999-08-01), Lovett et al.
patent: 5949797 (1999-09-01), Jung
patent: 5982683 (1999-11-01), Watson et al.
patent: 5987621 (1999-11-01), Duso et al.
patent: 5996097 (1999-11-01), Evans et al.
patent: 6006343 (1999-12-01), Whetsel
patent: 6041050 (2000-03-01), Sanders
patent: 6041280 (2000-03-01), Kohli et al.
patent: 6157210 (2000-12-01), Zaveri et al.
patent: 6191608 (2001-02-01), Cliff et al.
patent: WO 97/06599 (1997-02-01), None
IEEE Standard 1149. 1b-1994, Test Access Port And Boundary-Scan Architecture, p. 59.*
Altera Corporation, Data Sheet, “Flex 10K Embedded Programmable Logic Family,” Jul., 1995, ver. 1, pp. 1-39.
Altera Corporation, Data Sheet, “Flex 8000 Programmable Logic Device Family,” Aug., 1994, ver. 4, pp. 1-22.
Altera Corporation, Data Sheet, “Max 7000 Programmable Logic Device Family,” Jun. 1996, ver. 4, pp. 191-259.
Altera Corporation, Application Note 39, “JTAG Boundary-Scan Testing In Altera Devices,” Nov., 1995, ver. 3, pp. 1-28.
Altera Corporation, “Flex 10K Embedded Programmable Logic Family, ” Altera 1996 Data Book, Jun. 1996, ver. 2, pp. 31-90.
Altera Corporation, “Flex 8000 Programmable Logic Device Family,” Altera 1996 Data Book, Jun. 1996, ver. 8, pp. 93-153.
IEEE Computer Society, “IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std 1149.1-1990),” Institute of Electrical and Electronics Engineers, Inc., New York, NY, Oct. 21, 1993, pp. 1-1 to 12-6 and Appendix A-1 to A-12.
IEEE Computer Society, “Supplement to (IEEE Std 1149.1-1990), IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std 1149.1b-1994),” Institute of Electrical and Electronics Engineers, Inc., New York, NY, Mar. 1, 1995, pp. 1-67.
Xilnix Corporation, “The Programmable Logic Data Book,” 1993, pp. 1-1 to 10-8.
Xilnix Corporation, “The Programmable Logic Data Book,” Section 9, 1994, pp. 9-1 to 9-32.
Xilnix Corporation, “The Programmable Logic Data Book,” Product Description, “XC2000 Logic Cell Array Families,” Aug. 1994, pp. 2-187 to 2-216.
Xilnix Corporation, “The Programmable Logic Data Book,” Product Description, “XC3000, XC3000A, XC000L, SC3100, XC3100A Logic Cell Array Families,” pp. 2-105 to 2-125. (No date).
Xilnix Corporation, “The Programmable Logic Data Book,” Product Specification, “XC4000 Series Field Programmable Gate Arrays,” Jul. 30, 1996, version 1.03, pp. 4-5 to 4-76.
Huang Joseph
Nguyen Khai
Sung Chiakang
Wang Bonnie
Wang Xiaobao
Altera Corporation
Tan Vibol
Tokar Michael
Townsend and Townsend / and Crew LLP
LandOfFree
Technique to test an integrated circuit using fewer pins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique to test an integrated circuit using fewer pins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique to test an integrated circuit using fewer pins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3042829