Technique to implement clock-gating using a common enable...

Details Technique to implement clock-gating using a common enable... Technique to implement clock-gating using a common enable...

2007-12-13

2010-12-28

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07861192

ABSTRACT:
A system and method for providing clock gating while reducing area and power on an integrated circuit (IC) chip. An array of registers or memory cells may have a single clock gating circuit, rather than multiple circuits such as one clock gating circuit for each bit of storage. The single clock gating circuit may be larger in size than each of the multiple clock gating circuits, but the single clock gating circuit may still have less capacitive loading. A reduction in overall allocated area allows floorplanning to offer less congested signal routing. Clock generation circuitry may be configured to provide a clock signal from a last ungated stage to clock enabling circuitry. A power reduction control unit may be configured to determine when the last ungated stage clock waveform is enabled/disabled within the clock gating circuitry.

REFERENCES:
patent: 5414745 (1995-05-01), Lowe
patent: 5600839 (1997-02-01), MacDonald
patent: 5625807 (1997-04-01), Lee et al.
patent: 5892373 (1999-04-01), Tupuri et al.
patent: 6624681 (2003-09-01), Loyer et al.
patent: 6782486 (2004-08-01), Miranda et al.
patent: 6832327 (2004-12-01), Magro et al.
patent: 2007/0156995 (2007-07-01), Kaburlasos
patent: 0644475 (1995-03-01), None
U.S. Appl. No. 08/191,388, filed Feb. 2, 1994.
U.S. Appl. No. 09/376,730, filed Aug. 17, 1999.

Affiliated with

Also associated with

Rating

Technique to implement clock-gating using a common enable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique to implement clock-gating using a common enable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique to implement clock-gating using a common enable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4203427