Technique for testability of semiconductor integrated circuit

Details Technique for testability of semiconductor integrated circuit Technique for testability of semiconductor integrated circuit

2007-01-23

2007-01-23

Baderman, Scott (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S032000, C714S726000

Reexamination Certificate

active

10663993

ABSTRACT:
A technique for testability of a semiconductor integrated circuit is disclosed. In a first step, a fault simulation is conducted based on a predetermined test pattern to discriminate detectable faults and undetectable faults from each other. In a second step, undetected faults are listed. In a third step, the test conditions for the undetected faults are determined. In a fourth step, a test pattern most likely to meet the test conditions is selected from among a plurality of test patterns. In a fifth step, the registers associated with the undetected faults are replaced with scan registers, while at the same time connecting the scan registers in a scan chain to thereby make up a modified circuit. In a sixth step, a fault simulation is conducted by switching to the test condition at the timing corresponding to the undetected faults using the test pattern for the modified circuit.

REFERENCES:
patent: 4742293 (1988-05-01), Koo et al.
patent: 5291495 (1994-03-01), Udell, Jr.
patent: 5648733 (1997-07-01), Worrell et al.
patent: 5657329 (1997-08-01), Sauerwald et al.
patent: 5717700 (1998-02-01), Crouch et al.
patent: 6219812 (2001-04-01), Golshan
patent: 6253343 (2001-06-01), Hosokawa et al.
patent: 6415403 (2002-07-01), Huang et al.
patent: 6651197 (2003-11-01), Wildes et al.
patent: 6678846 (2004-01-01), Maeno
patent: 6745357 (2004-06-01), Chrudimsky et al.
patent: 6968487 (2005-11-01), Bryant et al.
patent: 7065692 (2006-06-01), Whetsel
patent: 2003/0149925 (2003-08-01), Angelotti et al.
patent: 05-080120 (1993-04-01), None
patent: 06-230075 (1994-08-01), None

Affiliated with

Also associated with

Rating

Technique for testability of semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for testability of semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for testability of semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3805642