Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-12-28
2003-09-30
Le, Dieu-Minh (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S012000
Reexamination Certificate
active
06629271
ABSTRACT:
FIELD
The present invention is directed to a computer processor. More particularly, the present invention is directed to a technique for synchronizing faults in a processor having a replay system.
BACKGROUND
The primary function of most computer processors is to execute computer instructions. Most processors execute instructions in the programmed order that they are received. However, some recent processors, such as the Pentium® II processor from Intel Corp., are “out-of-order” processors. An out-of-order processor can execute instructions in any order as the data and execution units required for each instruction becomes available. Moreover, the execution of instructions can generate a wide variety of exceptions or faults. A fault handler or exception handler is typically called to handle the fault or exception. Detailed fault information should be stored to allow the fault handler to process or handle the fault. Maintaining the proper fault information can be a complex task, especially for an out of order processor. The prior art has not adequately addressed this problem, particularly where multiple program flows are active.
Therefore, there is a need for a technique to maintain the proper fault information to allow a fault handler to process the fault.
SUMMARY
According to an embodiment, a processor is provided including a replay system to replay instructions which have not executed properly and a first event pipeline coupled to the replay system to process instructions including any replayed instructions. A second event pipeline is provided to perform additional processing on an instruction. The second event pipeline has an ability to detect one or more faults occurring therein. The processor also includes a synchronization circuit coupled between the first event pipeline and the second event pipeline to synchronize faults occurring in the second event pipeline to matching instruction entries in the first event pipeline.
REFERENCES:
patent: 5197132 (1993-03-01), Steely et al.
patent: 5341482 (1994-08-01), Cutler et al.
patent: 5828868 (1998-10-01), Sager et al.
patent: 5835745 (1998-11-01), Sager et al.
patent: 5966544 (1999-10-01), Sager
patent: 6163838 (2000-12-01), Merchant et al.
patent: 6385715 (2002-05-01), Merchant et al.
Carmean Douglas M.
Lee Yung-Hsiang
Vidwans Rohit A.
LandOfFree
Technique for synchronizing faults in a processor having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for synchronizing faults in a processor having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for synchronizing faults in a processor having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3042356