Technique for reducing pattern placement error in projection ele

Details Technique for reducing pattern placement error in projection ele Technique for reducing pattern placement error in projection ele

1998-10-22

2000-10-17

Metjahic, Safet

Photocopying

Projection printing and copying cameras

Illumination systems or details

25049222, G03B 2754, G21K 510

Patent

active

061339873

ABSTRACT:
Electron-beam lithography systems used for transferring images from subfields in a reticle to a wafer. Deflection systems in the electronic lens system are controlled by control systems that include devices to correct misalignment of the electron beams from each of the subfields with the electronic optical axis. In a first embodiment, switches switch between sources to deflect the electron beams to the electronic optical axis and error DACs correct position errors in the sources that are input to the switches. In a second embodiment, the deflection systems deflect the electronic optical axis to coincide with the electron beams from the subfields. In other embodiments, the deflection systems in the electronic lens systems are made insensitive to position errors in deflection control systems by satisfying the condition: G.sub.1 /G.sub.2 =M, where G.sub.1 is the gain of first amplifier amplifying a signal from a DAC which is input to the deflection system deflecting the electron beams from the subfields, G.sub.2 is the gain of a second amplifier amplifying the signal from the DAC which is input to the deflection system deflecting the electron beams to the wafer and M is the magnification of the electronic lens system. Alternatively, the deflection systems deflect the electronic optical axis to coincide with the electron beams from the sub fields. A grillage error DAC supplies a position correction to account for grillage between the subfields. In still other embodiments, a ramp generator supplies a ramp that is input to the deflection systems that are insensitive to position errors in deflection control systems by satisfying the condition: G.sub.1 /G2=M.

REFERENCES:
patent: 4410879 (1983-10-01), Gumm et al.
patent: 4430642 (1984-02-01), Weigland et al.
patent: 4583077 (1986-04-01), Yasuda et al.
patent: 4998108 (1991-03-01), Ginthner et al.
patent: 5153592 (1992-10-01), Fairchild et al.
patent: 5345085 (1994-09-01), Prior
IBM Technical Disclosure Bulletin vol. 24, No. 9 Feb. 1982 pp. 4784-4785.

Affiliated with

Also associated with

Rating

Technique for reducing pattern placement error in projection ele does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for reducing pattern placement error in projection ele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for reducing pattern placement error in projection ele will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-474535