Technique for preconditioning I/Os during reconfiguration

Details Technique for preconditioning I/Os during reconfiguration Technique for preconditioning I/Os during reconfiguration

1996-05-09

1999-02-09

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 39, 364491, H03K 19177

Patent

active

058699791

ABSTRACT:
A technique for configuring programmable integrated circuits. The technique involves preconditioning or predefining the outputs and I/Os of a programmable integrated circuit before the device is programmed or reconfigured. When the device is programmed, the outputs and I/Os of the programmable integrated circuit will be driven to the preconditioned or predefined states. The technique may be implemented in conformance with the IEEE 1149.1 boundary scan architecture standard. Standard IEEE 1149.1 instructions may be used. The technique may also be used during in-system programming of programmable integrated circuits.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4020469 (1977-04-01), Manning
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4286173 (1981-08-01), Oka et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4366393 (1982-12-01), Kasuya
patent: 4428060 (1984-01-01), Blum
patent: 4476560 (1984-10-01), Miller et al.
patent: 4488259 (1984-12-01), Mercy
patent: 4546273 (1985-10-01), Osman
patent: 4597042 (1986-06-01), d'Angeac et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4649539 (1987-03-01), Crain et al.
patent: 4667325 (1987-05-01), Kitano et al.
patent: 4670877 (1987-06-01), Nishibe
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4680733 (1987-07-01), Duforestel et al.
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4706216 (1987-11-01), Carter
patent: 4710927 (1987-12-01), Miller
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4750149 (1988-06-01), Miller
patent: 4760517 (1988-07-01), Miller et al.
patent: 4780822 (1988-10-01), Miller
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4912522 (1990-03-01), Oates et al.
patent: 4961191 (1990-10-01), Nakagawa et al.
patent: 4962070 (1990-10-01), Ostertag
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5053949 (1991-10-01), Allison et al.
patent: 5079693 (1992-01-01), Miller
patent: 5099481 (1992-03-01), Miller
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5175859 (1992-12-01), Miller et al.
patent: 5221865 (1993-06-01), Philips et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5317212 (1994-05-01), Wahlstrom
patent: 5331645 (1994-07-01), Miller et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5350954 (1994-09-01), Patel et al.
patent: 5355369 (1994-10-01), Greenberger et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5375086 (1994-12-01), Wahlstrom
patent: 5379300 (1995-01-01), Yamahata et al.
patent: 5392296 (1995-02-01), Suzuki
patent: 5398250 (1995-03-01), Nozuyama
patent: 5430735 (1995-07-01), Sauerwald et al.
patent: 5448576 (1995-09-01), Russell
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581564 (1996-12-01), Miller et al.
patent: 5594367 (1997-01-01), Trimberger et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: B14617479 (1993-09-01), Hartmann et al.
Flex 8000 Programmable Logic Device Family Handbook, pp. 91-113, Aug. 1994.
Flex 8000 Programmable Logic Device Family Handbook, pp. 33-70, Aug. 1994.
IEEE Standard Test Access Port and Boundary-Scan Architecture, 1993.
Xilinx 4000 Logic Cell Array Families Handbook, pp. 2-7 thru 2-46, Aug. 1993.
Xilinx 3000 Logic Cell Array Families Handbook, pp. 2-105 thru 2-152, Aug. 1993.
Xilinx Corp., The Programmable Logic Data Book, XC2000, Logic Cell Array Families, pp. 2-187 to 2-216 (version 4, Aug., 1994).
Xilinx Corp., The Programmable Logic Data Book, "Boundary Scan in XC4000 Devices," pp. 8-45 to pp. 8-52 (1994).
Xilinx Corp., The Programmable Logic Data Book, "Boundary-Scan Emulator in XC3000 Devices," pp. 8-53 to pp. 8-59 (1994).
AT&T Microelec. Advance Data Sheet, Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays, Feb. 1993, pp. 3-87.
Goel et al., "Electronic Chip-In-Place Test," Digest of Papers, 1982 International Test Conference, Nov. 15-18, 1982, pp. 83-90.
Komonytsky, "LSI Self-Test Using Level Sensitive Scan Design and Signature Analysis," Digest of Papers, 1982 International Test Conference, Nov. 15-18, 1982, pp. 414-424.
Zasio, "Shifting Away from Probes for Wafer Test," Digest of Papers, Compcon, Spring 83, 1983, pp. 395, 398.
Jones et al., "An Approach to a Testing System for LSI," Computer Aided Design of Digital Electronic Circuits and Systems, 1979, pp. 187-204.
Eichelberger et al., A Logic Design Structure for LSI Testability, Proceedings, 14th Design Automation Conference, 1977, pp. 462-468.
Konemann et al., "Built-in Test for Complex Digital Integrated Circuits," IEEE Journal of Solid-State Circuits, vol. SC-15, No. 3, Jun. 1980, pp. 315-319.
Turino, "Testability Circuit Solves SMT Board Access Problems," Electronic Packaging and Production, Jan. 1986, pp. 110-113.
Buchanan, "Scan-Design Methods Increase Testability of Standard Cells," Computer Design, Mar. 1, 1986, pp. 79-84.
Williams, "VLSI Testing," Computer, Oct. 1984, pp. 126-136.
"Variable Access Latch Test," IBM Technical Disclosure Bulletin, vol. 28, No. 10, Mar. 1986, pp. 4475-4477.
"Generalized Scan Test Technique for VLSI Circuits," IBM Technical Disclosure Bulletin, vol. 28, No. 4, Sep. 1985, pp. 1600-1604.
Barnes, "Interconnection Test Arrangement," IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3679-3680.
Goel, "Logic-Array Isolation for Testing," IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, pp. 2794-2799.
DasGupta, "LSSD Scan Technique," IBM Technical Disclosure Bulletin, vol. 24, No. 8, Jan. 1982, p. 4425.
Saluja et al., "An Alternative to Scan Design Methods for Sequential Machines," IEEE Transactions on Computers, vol. C-35, No. 4, Apr. 1986, pp. 384-388.
"Checking Out VSLI With Standard Test Gear," Technology to Watch, Electronics, May 26, 1986, pp. 33-35.
Berglund, "Level-Sensitive Scan Design Test Chips, Boards, System," Electronics, Mar. 15, 1979, pp. 108-110.
"VSLI-Chip Test System Itself at Board Level," Technology to Watch, Electronics, Aug. 5, 1985, pp. 46-49.
Williams et al., "Design for Testability ---A Survey," IEEE Transactions on Computers, vol. C-31, No. 1, Jan. 1982, pp. 2-15.
Aylor et al., "Structured Design for Testability in Semicustom VLSI," IEEE Micro, Feb. 1986, pp. 51-58.
Westcott, "The Self-Assist Test Approach to Embedded Arrays," 1981 IEEE Test Conference, Paper 9.1, pp. 203-207.
Segers, "A Self-Test Method for Digital Circuits," 1981 IEEE Test Conference, Paper 4.1, pp. 79-85.
Gerner et al., "Scan Path in CMOS Semicustom LSI Chips?" 1984 IEEE International Test Conference, Paper 25.1, pp. 834-841.
Goel et al., "Electronic Chip-In-Place Test," 1982 IEEE Test Conference, Paper 3.6, pp. 83-89.
Goel et al., "Electronic Chip-In-Place Test," Proceedings 19th Design Automation Conference, 1982, Paper 30.1, pp. 482-488.
Saluja, "An Enhancement of LSSD to Reduce Test Pattern Generation Effort and Increase Fault Coverage," Proceedings of the 19th Design Automation Conference, 1982, Paper 30.2, pp. 489-494.
Grason et al., "Digital Test Generation and Design for Testability," Association for Computing Machinery, 1980, IEEE Catalog No. 0-8979102-0-6/80/0600/0175, pp. 175-189.
Hsu et al., "Selective Controllability: A Proposal for Testing and Diagnosis," Proceedings of the 1978 Semiconductor Test Conference, pp. 110-116.
Godoy et al., "Automatic Checking of Logic Design Structures for Compliance with Testability Ground Rules," Proceedings 14th Design Automation Conference, 1977, pp. 469-478.
DasGupta et al., "A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI," 1982 IEEE test Conference, Paper 3.3, pp. 63-66.
Hsu et al., "Structured Trace Diagnosis for L

Affiliated with

Also associated with

Rating

Technique for preconditioning I/Os during reconfiguration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for preconditioning I/Os during reconfiguration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for preconditioning I/Os during reconfiguration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1952487