Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-12-18
2002-10-15
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S626000, C438S631000, C438S633000
Reexamination Certificate
active
06465339
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to generally to integrated circuits and, more particularly, to the conducting metal strips that electrically interconnect the components in the circuit. Typically, these metal strips are arranged in layers, typically called metal layers. An integrated circuit may have a plurality of metal layers.
2. Description of the Related Art
As the scale of integrated circuits has decreased, the distance between conducting strips electrically coupling components in the integrated circuit has necessarily decreased. The decreased spacing between conducting paths has increased the cross-talk between the conducting paths and has increased the capacitance. The increased cross-talk provides for a possible compromise of the integrity of the signals transmitted on the conducting path and the increased capacitance has compromised the speed with which signals can be transmitted over the conducting path. In the past, attempts have been made to decrease the dielectric constant between the conducting paths. A decrease in the dielectric constant results in both decreased cross-talk and decreased capacitance, thereby increasing the performance of the integrated circuit. However, the decrease the dielectric constant with materials compatible with integrated circuit technology, while improving the performance of the integrated circuits, never-the-less further improvement of the performance of integrated circuit is required.
A need has therefore been felt for a technique to decrease the dielectric constant of the material between the conducting strips of a metal layer.
SUMMARY OF THE INVENTION
The aforementioned and other features are accomplished, according to the present invention, by introducing a gas (typically air) into the region between the conducting strips of a metal layer, the gas having a lower dielectric constant than materials compatible with the processes for manufacturing integrated circuits. After formation of conducting strips of the metal layer material, a thin protective dielectric film is placed over the metal layer material and the exposed dielectric material upon which the metal layer conducting strips are formed. A fill layer material and an oxide cap material are formed over the remaining metal layer material and the exposed dielectric layer. The vias are formed in the fill material and the oxide cap material.
These and other features of the present invention will be understood upon the reading of the following description in conjunction with the Figures.
REFERENCES:
patent: 5164334 (1992-11-01), Mizushima
patent: 5391921 (1995-02-01), Kudoh
patent: 5407860 (1995-04-01), Stoltz et al.
patent: 5625232 (1997-04-01), Numata et al.
patent: 5668398 (1997-09-01), Havemann
patent: 5741741 (1998-04-01), Tseng
patent: 5750415 (1998-05-01), Gnade et al.
patent: 5798559 (1998-08-01), Bothra et al.
patent: 5827782 (1998-10-01), Shih
patent: 5861653 (1999-01-01), Ada
patent: 5863832 (1999-01-01), Doyle et al.
patent: 5869880 (1999-02-01), Grill et al.
patent: 5880018 (1999-03-01), Boeck et al.
patent: 5880026 (1999-03-01), Xing et al.
patent: 5908318 (1999-06-01), Wang et al.
patent: 5960310 (1999-09-01), Jeong
patent: 5985747 (1999-11-01), Taguchi
patent: 5994776 (1999-11-01), Fang et al.
patent: 6077770 (2000-06-01), Hsu
patent: 6146985 (2000-11-01), Wollesen
patent: 44 41 898 (1991-07-01), None
patent: 11-330232 (1999-11-01), None
Brankner Keith
Brennan Kenneth D.
Shaw Yvette
Brady W. James
Wilczewski Mary
LandOfFree
Technique for intralevel capacitive isolation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for intralevel capacitive isolation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for intralevel capacitive isolation of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2963952