Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-10-10
2006-10-10
McLean-Mayo, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S100000, C710S052000, C710S054000, C710S056000
Reexamination Certificate
active
07120758
ABSTRACT:
Method and apparatus for improving processor performance. In some embodiments, processing speed may be improved by reusing data stored in a buffer during an initial request by subsequent requests. Assignment of temporary storage buffers in a controller may be made to allow for the potential for reuse of the data. Further, a hot buffer may be designated to allow for reuse of the data stored in the hot buffer. On subsequent requests, data stored in the hot buffer may be sent to a requesting device without re-retrieving the data from memory.
REFERENCES:
patent: 5619675 (1997-04-01), De Martine et al.
patent: 2002/0087849 (2002-07-01), Arimilli et al.
patent: 2003/0005242 (2003-01-01), Dover
Andre James
Jones Phillip M.
Larson John E.
Lester Robert A.
Ramsey Jens K.
Hewlett--Packard Development Company, L.P.
McLean-Mayo Kimberly
LandOfFree
Technique for improving processor performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for improving processor performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for improving processor performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3660477