Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2007-05-22
2007-05-22
Tran, Long K. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C257S620000, C257SE21521, C257SE21531, C700S121000, C700S030000, C700S108000, C438S011000, C438S014000
Reexamination Certificate
active
10927260
ABSTRACT:
The fabrication of the wafer may be analyzed starting from when the wafer is in a partially fabricated state. The value of a specified performance parameter may be determined at a plurality of locations on an active area of a die of the wafer. The specified performance parameter is known to be indicative of a particular fabrication process in the fabrication. Evaluation information may then be obtained based on a variance of the value of the performance parameter at the plurality of locations. This may be done without affecting a usability of a chip that is created from the die. The evaluation information may be used to evaluate how one or more processes that include the particular fabrication process that was indicated by the performance parameter value was performed.
REFERENCES:
patent: 1342885 (1920-06-01), Armstrong
patent: 4122396 (1978-10-01), Grazier et al.
patent: 4184894 (1980-01-01), Lindmayer et al.
patent: 4342879 (1982-08-01), Catalano et al.
patent: 4443653 (1984-04-01), Catalano et al.
patent: 4680635 (1987-07-01), Khurana
patent: 4681449 (1987-07-01), Bloom et al.
patent: 4755874 (1988-07-01), Esrig et al.
patent: 4758092 (1988-07-01), Heinrich et al.
patent: 4820916 (1989-04-01), Patriquin
patent: 4829238 (1989-05-01), Goulette et al.
patent: 4959603 (1990-09-01), Yamamoto et al.
patent: 4963729 (1990-10-01), Spillman et al.
patent: D315561 (1991-03-01), Miller
patent: 5006788 (1991-04-01), Goulette et al.
patent: 5028866 (1991-07-01), Wiese
patent: 5095267 (1992-03-01), Merrill et al.
patent: 5218294 (1993-06-01), Soiferman
patent: 5270655 (1993-12-01), Tomita
patent: 5459402 (1995-10-01), Ueno et al.
patent: 5508610 (1996-04-01), Feeney
patent: 5520968 (1996-05-01), Wynne et al.
patent: 5551065 (1996-08-01), Honore
patent: 5570035 (1996-10-01), Dukes et al.
patent: 5581094 (1996-12-01), Hara et al.
patent: 5631571 (1997-05-01), Spaziani et al.
patent: 5631572 (1997-05-01), Sheen et al.
patent: 5640539 (1997-06-01), Goishi et al.
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5721688 (1998-02-01), Bramwell
patent: 5764655 (1998-06-01), Kirihata et al.
patent: 5872360 (1999-02-01), Paniccia et al.
patent: 5898186 (1999-04-01), Farnworth et al.
patent: 5905577 (1999-05-01), Wilsher et al.
patent: 5940545 (1999-08-01), Kash et al.
patent: 5949900 (1999-09-01), Nakamura et al.
patent: 6028435 (2000-02-01), Nikawa
patent: 6040592 (2000-03-01), McDaniel et al.
patent: 6058497 (2000-05-01), Tuttle
patent: 6066956 (2000-05-01), Nikawa
patent: 6107107 (2000-08-01), Bruce et al.
patent: 6119255 (2000-09-01), Akram
patent: 6184696 (2001-02-01), White et al.
patent: 6281696 (2001-08-01), Voogel
patent: 6300785 (2001-10-01), Cook et al.
patent: 6331782 (2001-12-01), White et al.
patent: 6385361 (2002-05-01), Corr
patent: 6448802 (2002-09-01), Hirt
patent: 6449749 (2002-09-01), Stine
patent: 6455766 (2002-09-01), Cook et al.
patent: 6463570 (2002-10-01), Dunn et al.
patent: 6475871 (2002-11-01), Stine et al.
patent: 6507942 (2003-01-01), Calderone et al.
patent: 6509197 (2003-01-01), Satya et al.
patent: 6545333 (2003-04-01), Ketchen et al.
patent: 6549022 (2003-04-01), Cole, Jr. et al.
patent: 6553545 (2003-04-01), Stinson et al.
patent: 6605981 (2003-08-01), Bryant et al.
patent: 6621275 (2003-09-01), Cotton et al.
patent: 6657446 (2003-12-01), Goruganthu et al.
patent: 6686755 (2004-02-01), White et al.
patent: 6711721 (2004-03-01), Brennan
patent: 6731122 (2004-05-01), Feng
patent: 6759863 (2004-07-01), Moore
patent: 6798261 (2004-09-01), Bhushan et al.
patent: 6825682 (2004-11-01), Kantz et al.
patent: 6850081 (2005-02-01), Birdsley et al.
patent: 6859031 (2005-02-01), Pakdaman et al.
patent: 6859587 (2005-02-01), Nikonov et al.
patent: 6865503 (2005-03-01), Harper et al.
patent: 6893883 (2005-05-01), Hui et al.
patent: 6958659 (2005-10-01), Nakajima
patent: 6960926 (2005-11-01), Anderson et al.
patent: 6976234 (2005-12-01), Kasapi
patent: 6985219 (2006-01-01), Wilsher et al.
patent: 7005876 (2006-02-01), Wei et al.
patent: 7012440 (2006-03-01), Feng
patent: 7012537 (2006-03-01), Woods et al.
patent: 7024066 (2006-04-01), Malendevich et al.
patent: 7042563 (2006-05-01), Wilsher et al.
patent: 2002/0171468 (2002-11-01), Bryant et al.
patent: 2003/0146771 (2003-08-01), Moore
patent: 2003/0237029 (2003-12-01), Anderson et al.
patent: 2005/0012556 (2005-01-01), Bhushan et al.
patent: 2006/0044004 (2006-03-01), Bhushan et al.
patent: 2006/0100811 (2006-05-01), Bhushan et al.
patent: 0 652 444 (1994-11-01), None
patent: 0 892 275 (1999-01-01), None
patent: WO 99/32893 (1999-07-01), None
patent: WO 00/72030 (2000-11-01), None
patent: WO 01/52320 (2001-07-01), None
patent: WO 01/80306 (2001-10-01), None
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2004/02770, World Intellectual Property Organization, Feb. 23, 2005, 22 pgs.
Baliga, J., “Advanced Process Control Soon To Be a Must,” Semiconductor International, Cahners Pub., Newton, Mas, IL, US, Jul. 1999, pp. 76-78, 80, 82, 8, XP009015968, ISSN: 0163-3767, the whole document.
K Soumyanath et al., “Accurate On-Chip Interconnect Evaluation: A Time-Domain Technique”, IEEE Journal of Solid-State Circuits, vol. 34, No. 5, pp. 623-631, May 1999.
Orshansky, Michael, et al. “Impact of spatial intrachip gate length variability on the performance of high-screen digital circuits,” IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 21, No. 5, May 2002.
Orshansky, Michael, et al. “Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits,” iccad, p. 62, 2000 International Conference on Computer-Aided Design (ICCAD '00), 2000.
Orshansky, Michael et al, “Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction,” IEEE Transactions on Semiconductor Manufacturing, vol. 17, No. 1, Feb., 2004.
Zeitzoff, Peter, M., “Modeling the Statistical Variability and Optimal Process Control Requirements for a 0.18 μm NMOS Transistor,” International SEMATECH, Inc., Austin, TX 78741, May 25, 2001.
Lei, Junzhao et al., “Predicting system performance variances using enhanced propagation of variance,” 0-7803-4756-0/98 IEEE, 1998.
Lei, Junzhao et al., “Propagation of variance using a new approximation in system design of integrated circuits,” 0-7803-4449-9/98 IEEE 1998.
Matsumoto, S. et al., “Test-circuit-based extraction of inter-and intra-chip MOSFET -performance variations for analog-design reliability,” 0-70803-6591-7/01 IEEE 2001.
Nurani, Rama K. et al., “The impact of lot-to-lot and wafer-to-wafer variations on SPC” 0-7803-3737-9/97 IEEE 1997.
Hannaman, D. J. et al., “The inverter matrix -a vehicle for assessing process quality through inverter parameter analysis of variance”CH2907-4/91/0000-0107 IEEE 1991.
Okada, Kenichi et al. “A statistical gate delay model for intra-chip and inter-chip variabilities,” 07803-7659-5/03/IEEE 2003.
Orshansky, Michael et al., “Circuit performance variability decomposition,” Department of EECS, University of California at Berkeley, omisha@eecs.berkeley.edu.
Rowlands, David et al., “Derivation of a nonlinear variance equation and its appliction to SOI Technology,” IEEE Transactions on Semiconductor Manufacturing, vol. 13, No. 4, Nov. 2000.
Santiesteban, Ramon S. et al., “Effect of tilt angle variations in a halo implant on Vth values for 0.14-um CMOS devices,” IEEE Transactions on Semiconductor Manufacturing, vol. 16, No. 4, Nov. 2003.
Ouyang, X et al., High-spatial-frequency MOS transistor gate length variations in SRAM circuits,0-7803-6275-6-3/00 IEEE 2000.
Bowman, Keith A. et al, “Impact of extrinsic and intrinsic parameter variations on CMOS system on a chip performance,” 0-7803-5632-2/99 IEEE 1999.
Orshansky, Michael eet al., “Intre-field gate CD variability and i
Aghababazadeh Majid
Estabil Jose J.
Pakdaman Nader
Steinbrueck Gary L.
Vickers James S.
Shemwell Mahamedi LLP
tau-Metrix, Inc.
Tran Long K.
LandOfFree
Technique for evaluating a fabrication of a die and wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for evaluating a fabrication of a die and wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for evaluating a fabrication of a die and wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3818185