Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1999-01-26
2004-08-24
Pham, Chi (Department: 2667)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S510000
Reexamination Certificate
active
06782007
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is directed, in general, to data bus architectures and, more specifically; to a circuit and protocol for synchronizing data transfers on a TDM bus architecture.
CROSS-REFERENCE TO RELATED APPLICATIONS
The present invention is related to that disclosed in U.S. patent application Ser. No. 09/164,925, entitled “COMMUNICATION BUS ARCHITECTURE FOR INTERCONNECTING DATA DEVICES USING SPACE AND TIME DIVISION MULTIPLEXING AND METHOD OF OPERATION” and filed on Oct. 1.1998. U.S. patent application Ser. No. 09/164,925 is commonly assigned with the present invention and is incorporated herein by reference for all purposes.
BACKGROUND OF THE INVENTION
Information systems have evolved from centralized mainframe computer systems supporting a large number of users to distributed computer systems based on local area network (LAN) architectures. As the cost-to-processing-power ratios for desktop PCs and network servers have dropped precipitously, LAN systems have proved to be highly cost effective. As a result, the number of LANs and LAN-based applications has greatly increased.
A consequential development relating to the increased popularity of LANs has been the interconnection of remote LANs, computers, and other equipment into wide area networks (WANs) in order to make more resources available to users. This allows LANs to be used not only to transfer data files among processing nodes in, for example, an enterprise (i.e., privately owned) network, but it also allows LANs to be used to transfer voice and/or video signals in, for example, the public telephone networks. However, a LAN backbone can transmit data between users at high bandwidth rates for only relatively short distances. In order to interconnect devices across large distances, different communication protocols have been developed. These include X.25, ISDN, frame relay, and ATM, among others.
Most data transmissions, including file transfers and voice, occur in bursts at random intervals. The bursty nature of most data transmissions means that if the bandwidth allocated to a transmitting device is determined according to its peak demand, much bandwidth is wasted during the “silences” between data bursts. This variable bandwidth demand problem has been solved in part by X.25, frame relay and ATM, which use statistical multiplexing to improve the throughput of multiple users.
In order to allow dissimilar protocol devices, such as frame relay systems and ATM systems, and different speed data lines, such as T1 and T3, to communicate with one another, a host of well-known interfaces have been developed to interconnect the dissimilar devices. For example, frame relay-to-ATM interfaces have been developed that include a high-level data link control (HDLC) interface for sending and receiving frames to and from a frame relay-based network and a segmentation and reassembly (SAR) interface for sending and receiving cells to and from an ATM-based network.
It is therefore common to find networks containing a mixture of interconnected, diverse protocol devices, such as frame relay devices and ATM devices, communicating with one another via a high-speed backbone network. To access this high-speed backbone network, it is common practice to employ multiplexers at or near the periphery of a network to receive lower speed data transfers from a group of devices and/or sub-networks. To increase the effective throughput of this access (i.e., the utilization of the backbone network) access concentrators commonly replace these access multiplexers. Besides access multiplexing, access concentrators use semiconductor memory to permit the peak access bandwidth (i.e., the peak aggregate bandwidth of the access ports) to actually exceed the peak available bandwidth of the backbone circuit. This is done under the assumption that, under ordinary circumstances, not all of the input lines transmit simultaneously and, when the input lines do transmit simultaneously, it is for a short period of time (i.e., statistical multiplexing).
A communication network that includes data transport links that are operating at nominally the same primitive frequency, but still asynchronously (i.e., almost synchronous), is referred to as a plesiochronous network. A digital network which uses a strict or fixed set of frequencies to multiplex a fixed primitive frequency is referred to as a digital hierarchy. A digital hierarchy of plesiochronous primitives is referred to as a plesiochronous digital hierarchy (PDH). A PDH network typically includes a discrete number of fixed data rates in which the rates of all data lines are a multiple of a base rate. For example, in North America, a T1 line carries twenty-four (24) of the basic (DS
0
) rate channels of 64 Kbps and a T3 line carries a DS
3
rate channel of 28 (T1) or 672 (DS
0
). Multiple T1, lines can therefore be multiplexed into a T3 line, with each of the T1 lines operating at different clock speeds. PDH networks typically use a highly accurate clock, such as a cesium clock, as a master clock to overcome problems inherent in multiplexing data lines from multiple sources within a network having different primitive data rates.
Many concentrators and other communications devices, such as multiplexers, switches, routers, bridges, etc., contain interconnection circuitry designed to direct input signals received by a group of input port devices to a group of output devices, such as protocol processors. Frequently, the internal interconnection circuitry takes the form of a multiplexer that receives signals from a variable number of interface lines (i.e., multi-source) and directs the composite aggregate signal over a single wire to one or more destinations.
Additionally, the serial data transferred on a bus line typically is buffered in the receiving interface before further processing takes place. The size of the receiving data buffer is usually determined by the size of the incoming frames. For example, in a T1 interface, the receiving buffers are frequently sized to store an entire or even multiple sequential instances of the 193-bit frame received from the interconnection bus architecture. This is true even if the protocol processing engines that process the data stored in the receiving buffers are only 32-bit processors. The larger the receiving data buffers are, the larger and more complex are the line interface cards.
There is therefore a need in the art for improved TDM serial communications and synchronization techniques for use in a plesiochronous communications device that performs high-speed data multiplexing and de-multiplexing of asynchronous framed data streams. In particular, there is a need for a synchronization circuit and a synchronization protocol that minimizes the complexity involved in synchronizing data transfers in a plesiochronous digital hierarchy. More particularly, there is a need for a synchronization circuit and a synchronization protocol that minimize or eliminate the number of clock lines needed in a bus architecture that interconnects a plurality of data drivers and a plurality of data receivers. Finally, there is a need for a synchronization circuit and a synchronization protocol that minimize the memory requirements of the interface circuitry that transfers the data across a serial TDM medium.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide, for use in a communication device, a data transfer system comprising: 1) a frame data interface circuit capable of receiving incoming data frames from a plurality of frame data sources; and 2) a transmit buffer coupled to the frame data interface circuit and receiving the incoming data frames therefrom, wherein the transmit buffer is capable of dividing a first selected incoming data frames into a plurality of N-bit data fields and attaching to each of the plurality of N-bit data fields a M-bit control field comprising a synchronization indicia associated with the first selected incoming data frame, each N-bit data
Boakye Alexander O.
Pham Chi
Samsung Electronics Co,. Ltd.
LandOfFree
TDM bus synchronization circuit and protocol and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TDM bus synchronization circuit and protocol and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TDM bus synchronization circuit and protocol and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3279084