Targeted optimization of buffer-tree logic

Details Targeted optimization of buffer-tree logic Targeted optimization of buffer-tree logic

2007-01-23

2007-01-23

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

10920087

ABSTRACT:
Computationally efficient methods and systems for optimizing an integrated circuit (IC) design by targeting only a limited subsection of buffer trees in the buffer system for optimization are provided. By making intelligent decisions about which buffer trees to optimize, greater gains in design efficiency (e.g., as measured by reduced delays and/or wire length) may be realized at greatly reduced computational times when compared to conventional techniques that attempt to optimize each buffer tree.

REFERENCES:
patent: 6006023 (1999-12-01), Higashida
patent: 6044209 (2000-03-01), Alpert et al.
patent: 6367060 (2002-04-01), Cheng et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 6591411 (2003-07-01), Alpert et al.
patent: 6681373 (2004-01-01), Zolotykh et al.
patent: 6725389 (2004-04-01), Tetelbaum et al.
patent: 6910197 (2005-06-01), Nair

Affiliated with

Also associated with

Rating

Targeted optimization of buffer-tree logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Targeted optimization of buffer-tree logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Targeted optimization of buffer-tree logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3730854