Target computer processor unit (CPU) determination during...

Details Target computer processor unit (CPU) determination during... Target computer processor unit (CPU) determination during...

2011-06-07

2011-06-07

Thomas, Shane M (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711SE12057, C711SE12033

Reexamination Certificate

active

07958314

ABSTRACT:
A method, system, and computer program product for target computer processor unit (CPU) determination during cache injection using I/O hub/chipset resources are provided. The method includes creating a cache injection indirection table on the input/output (I/O) hub or chipset. The cache injection indirection table includes fields for address or address range, CPU identifier, and cache type. In response to receiving an input/output (I/O) transaction, the hub/chipset reads the address in an address field of the I/O transaction, looks up the address in the cache injection indirection table, and injects the address and data of the I/O transaction to a target cache associated with a CPU as identified in the CPU identifier field when, in response to the look up, the address is present in the address field of the cache injection indirection table.

REFERENCES:
patent: 5072369 (1991-12-01), Theus et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5228135 (1993-07-01), Ikumi
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5893921 (1999-04-01), Bucher et al.
patent: 5987571 (1999-11-01), Shibata et al.
patent: 6134633 (2000-10-01), Jacobs
patent: 6173371 (2001-01-01), Arimilli et al.
patent: 6546471 (2003-04-01), Tarui et al.
patent: 6658538 (2003-12-01), Arimilli et al.
patent: 6711651 (2004-03-01), Moreno et al.
patent: 6963953 (2005-11-01), Nakajima
patent: 2005/0246500 (2005-11-01), Iyer et al.
patent: 2007/0156968 (2007-07-01), Madukkarumukumana et al.
patent: 2008/0065832 (2008-03-01), Srivastava et al.
patent: 2008/0104325 (2008-05-01), Narad et al.
patent: 2008/0127131 (2008-05-01), Gao et al.
patent: 2008/0229009 (2008-09-01), Gaither et al.
León et al., “Reducing the Impact of the Memory Wall for I/O Using Cache Injection,” IEEE, Aug. 2007, pp. 143-149.
Huggahalli et al., “Direct Cache Access for High Bandwidth Network I/O,” IEEE, 2005, pp. 1-10.
Milenkovic et al., “Cache Injection on Bus Based Multiprocessors,” IEEE, 1998, pp. 1-6.
U.S. Appl. No. 11/958,418, filed Dec. 18, 2007.
U.S. Appl. No. 11/958,424, filed Dec. 18, 2007.
U.S. Appl. No. 11/958,431, filed Dec. 18, 2007.
U.S. Appl. No. 11/958,440, filed Dec. 18, 2007.
U.S. Appl. No. 11/958,445, filed Dec. 18, 2007.

Affiliated with

Also associated with

Rating

Target computer processor unit (CPU) determination during... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Target computer processor unit (CPU) determination during..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Target computer processor unit (CPU) determination during... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2744414