Tape application platform and processes therefor

Details Tape application platform and processes therefor Tape application platform and processes therefor

1994-05-03

1997-08-26

Saadat, Mahshid D.

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

On insulating carrier other than a printed circuit board

257677, 257676, H01L 23495

Patent

active

056613369

ABSTRACT:
A platform serves to carry an integrated circuit chip (20) for handling and alignment through wire bonding or TAB operations, provides interconnections, and supports the IC chip in its use environment. The platform base (10) has a flat portion which may have a slot (30) passing through it and extending approximately the length of an IC chip (which has wire-bond pads (140), some of which may be near a chip axis). The IC chip is mounted to the platform base with tape (50), which provides at least one adhesive surface. The tape may be a cast or contained adhesive or epoxy with or without a backing layer, or it may be a thermoplastic or thermo-setting plastic. TAB or wire-bond pads are aligned with respect to the platform slot. If the chip has more than one row of wire-bond pads, the platform may have more than one slot. If more than one chip is mounted to the platform, the platform's base may have one or more slots (30, 40) per chip. Circuitry (90) may be printed on one or both sides of the platform base. The circuitry is preferably made to have a relatively high sheet resistivity to damp ringing of noise signals. Wire bonds are made through the slot (30), connecting pads on the IC chip with printed circuitry. The platform base may have an electrically conductive area (90) on one or both sides to provide a shield, ground plane and/or power bus, connected by wire bonds to pads of the IC chip and to a higher level of circuitry. Conductive bus elements (60 and 70) having continuous wire-bond areas may be provided, attached with tape (80). The platform may have terminals (100) for interconnection with a higher level of circuitry and/or narrow leads (1220) extending over the IC chip. Components (110, 120) other than the integrated circuit chip may also be carried on the tape application platform.

REFERENCES:
patent: 3908075 (1975-09-01), Jackson et al.
patent: 4410905 (1983-10-01), Grabbe
patent: 4539472 (1985-09-01), Poetker et al.
patent: 4595945 (1986-06-01), Graver
patent: 4598308 (1986-07-01), James et al.
patent: 4603249 (1986-07-01), Hoppe et al.
patent: 4616413 (1986-10-01), Iliou et al.
patent: 4754319 (1988-06-01), Saito et al.
patent: 4796078 (1989-01-01), Phelps, Jr. et al.
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4937203 (1990-06-01), Eichelberger et al.
patent: 4965654 (1990-10-01), Karner et al.
patent: 4996587 (1991-02-01), Hinrichsmeyer et al.
patent: 5070390 (1991-12-01), Shimizu
patent: 5075252 (1991-12-01), Schendelman
patent: 5099309 (1992-03-01), Kryzaniwsky
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5170328 (1992-12-01), Kruppa
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5218229 (1993-06-01), Farnworth
patent: 5220195 (1993-06-01), McShane et al.
patent: 5227232 (1993-07-01), Lim
patent: 5227338 (1993-07-01), Kryzaniwsky
patent: 5227662 (1993-07-01), Ohno et al.
patent: 5237201 (1993-08-01), Tanaki et al.
patent: 5250839 (1993-10-01), Katoh et al.
patent: 5349234 (1994-09-01), DesJardin et al.
patent: 5350947 (1994-09-01), Takekawa et al.
patent: 5382830 (1995-01-01), Akyurek et al.
patent: 5399903 (1995-03-01), Rostoker et al.
patent: 5412247 (1995-05-01), Martin
patent: 5428247 (1995-06-01), Sohn et al.
G. R. Carden, S. Greer, H. Hoffman & D. W. Phelps, "Stabilized Long Wire Bonding Technique" IBM Technical Disclosure Bulletin (1989).
E. J. Dombroski, D. W. Phelps & W. C. Ward, "Thin Small Outline Packages" IBM Technical Disclosure Bulletin, vol. 34 No. 1 (Jun. 1991) pp. 358-359.
P. R. Hoffman, D. W. Phelps & W. C. Ward, "Automated Chip Decal and Lead Frame Lamination Method" IBM Tech. Disclosure Bull, vol. 31, No. 2 Jun. 1988 pp. 405-406.
D. L. Lombra, R. Marks,D. W. Phelps & W. C. Ward "Multiple Chip Heat Sink Package" IBM Tech. Disclosure Bull. Vol. 29 No. 6 (Nov. 1986) pp. 2584-2585.

Affiliated with

Also associated with

Rating

Tape application platform and processes therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tape application platform and processes therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tape application platform and processes therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1990242