Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant
Reexamination Certificate
2007-08-07
2007-08-07
Moise, Emmanuel L. (Department: 2137)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Tamper resistant
Reexamination Certificate
active
09940985
ABSTRACT:
The subject of the disclosed technology is, when a crypto-processing is performed utilizing an information processing device buried in an IC card, etc., to decrease the relationship between the waveform of the consumption current and the contents of the crypto-processing as a countermeasure against a tamper which observes the waveform of a consumption current.A solution means is shown in the following. When a decryption processing of an RSA cryptogram is performed according to CRT, in step608,for every unit bit block of XP a modular exponentiation calculation is performed, and the partial result of CP up to the calculated bit block is stored in a memory. In step609,for every unit bit block of XQ a modular exponentiation calculation is performed and the partial result of CQ up to the calculated bit block is stored in a memory. In step606,a random number is generated, and in step607,it is decided that step608is to be executed or step609is to be executed corresponding to the value of the random number.
REFERENCES:
patent: 6278783 (2001-08-01), Kocher et al.
patent: 6308256 (2001-10-01), Folmsbee
patent: 6327661 (2001-12-01), Kocher et al.
patent: 6438664 (2002-08-01), McGrath et al.
patent: 6725374 (2004-04-01), Jahnich et al.
patent: 6748410 (2004-06-01), Gressel et al.
patent: 6748535 (2004-06-01), Ryan et al.
patent: 2001/0012360 (2001-08-01), Akkar et al.
patent: 19845073 (2000-04-01), None
patent: 0946018 (1999-09-01), None
patent: 2345229 (2000-06-01), None
patent: WO 99/63696 (1999-12-01), None
patent: WO 00/42511 (2000-07-01), None
Meeserges, Thomas et al. “Investigations of Power Analysis Attacks on Smartcards.” USENIX Workshop on Smarcard Technology. The USENIX Association, 1999.
“A Timing Attack against RSA with the Chinese Remainder Theorem”, Werner Schindler, CHES 2000, LNCS 1965, pp. 109-124.
Eiji Okamoto, An Introduction to the Theory of Cryptography, published by Kyoritsu Shuppan Co., Ltd., Japan, Feb. 25, 1993.
Smart Card Handbook, p. 263, W. Rankl and Effing. John Wiley & Sons, 1997.
Tamper Resistance—a Cautionary Note, pp. 1-11 1996.
Chinese Remaindering Based Cryptosystems in the Presence of Faults, pp. 1-5. 1999.
Modular Multiplication Without Trial Division:, P. Montgomery, pp. 519-521. 1985.
Endo Takashi
Kaminaga Masahiro
Ohki Masaru
Watanabe Takashi
Davis Zachary A.
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Moise Emmanuel L.
LandOfFree
Tamper-resistant processing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tamper-resistant processing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tamper-resistant processing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3836037