Tables with direct memory access descriptor lists for...

Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C710S022000, C710S033000, C710S035000

Reexamination Certificate

active

07155541

ABSTRACT:
A direct memory access (DMA) descriptor table to control DMA of information in a memory is disclosed. The DMA descriptor table includes one or more DMA descriptor lists stored in the memory. Each DMA descriptor lists may include one or more pointers and information regarding the type of data being directly memory accessed. The pointers may point to a starting address in the memory from which to directly memory access data, prior state information, or program code from and to the memory.

REFERENCES:
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4490785 (1984-12-01), Strecker et al.
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4701841 (1987-10-01), Goodrich et al.
patent: 4779190 (1988-10-01), O'Dell et al.
patent: 4782439 (1988-11-01), Borkar et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4982321 (1991-01-01), Pantry et al.
patent: 5109517 (1992-04-01), Houda et al.
patent: 5175826 (1992-12-01), Begun et al.
patent: 5333274 (1994-07-01), Amini et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5506973 (1996-04-01), Okazawa et al.
patent: 5619729 (1997-04-01), Bland et al.
patent: 5644784 (1997-07-01), Peek
patent: 5664197 (1997-09-01), Kardach et al.
patent: 5708849 (1998-01-01), Coke et al.
patent: 5729762 (1998-03-01), Kardach et al.
patent: 5749092 (1998-05-01), Heeb et al.
patent: 5751270 (1998-05-01), Rhodes et al.
patent: 5761532 (1998-06-01), Yarch et al.
patent: 5794070 (1998-08-01), Rabe et al.
patent: 5802269 (1998-09-01), Poisner et al.
patent: 5805842 (1998-09-01), Nagaraj et al.
patent: 5828903 (1998-10-01), Sethuram et al.
patent: 5838993 (1998-11-01), Riley et al.
patent: 5862387 (1999-01-01), Songer et al.
patent: 5870628 (1999-02-01), Chen et al.
patent: 5875351 (1999-02-01), Riley
patent: 5890012 (1999-03-01), Poisner
patent: 5894560 (1999-04-01), Carmichael et al.
patent: 5898694 (1999-04-01), Hyadis et al.
patent: 5944800 (1999-08-01), Mattheis et al.
patent: 6003122 (1999-12-01), Yarch et al.
patent: 6081851 (2000-06-01), Futral et al.
patent: 6108743 (2000-08-01), Debs et al.
patent: 6122679 (2000-09-01), Wunderlich
patent: 6151654 (2000-11-01), Poisner et al.
patent: 6157970 (2000-12-01), Gafken et al.
patent: 6182165 (2001-01-01), Spilo
patent: 6192428 (2001-02-01), Abramson et al.
patent: 6219583 (2001-04-01), Kinoshita et al.
patent: 6260081 (2001-07-01), Magro et al.
patent: 6275242 (2001-08-01), Shah et al.
patent: 6317799 (2001-11-01), Futral et al.
patent: 6385671 (2002-05-01), Hunsaker et al.
patent: 6430628 (2002-08-01), Conner
patent: 6449259 (2002-09-01), Allain et al.
patent: 6622193 (2003-09-01), Holm
patent: 6782465 (2004-08-01), Schmidt
patent: 2 195 038 (1998-03-01), None
patent: WO 01/29656 (2001-04-01), None
patent: WO 01/48976 (2001-07-01), None
Joseph D. Greenfield; Practical Digital Design Using IC's, pp. 546-553; John Wiley & Sons, 1977.
John P. Hayes; Computer Architecture and Organization, pp. 418-447; McGraw-Hill Book Company, 1978.
M. Morris Mano; Digital Logic and Computer Design, pp. 547-552; Prentice-Hall, Englewood Cliffs, NJ, 1979.
John Mick & James Brick; Bit-Slice Microprocessor Design, Chapter VII, pp. 239-256, McGraw-Hill Book Company, 1980.
Jean-Loup Baer; Computer Systems Architecture; pp. 386-401; Computer Science Press, Inc., Rockville, Maryland; 1980.
Encyclopedia of Computer Science and Engineering, 2d Edition, pp. 285-288; Van Nostrand Reinhold Company, Inc., 1983.
David A. Patterson & John L. Hennessy; Computer Architecture--A Quantitive Approach, pp. 533-538, Morgan Kaufman Pub Inc., San Mateo, CA, 1990.
Richard C. Dorf; The Electrical Engineering Handbook, pp. 1804-1807 & 1868-1869; CRC Press, Boca Raton, FL, 1993.
Steve Furber, Arm System-on-Chip Architecture, p. 221, Addison-Wesley, Pearson Education Limited, London, 2000.
Sujaya Srinivasan, High Speed Hardware-Assisted Real-Time Interprocess Communication for Embedded Microcontrollers, pp. 269-279, 2000 IEEE.
Akira Kanuma et al., A CMOS 510K-Transistor Single-Chip Token-Ring LAN Controller (TRC) Compatible with IEEE802.5 MAC Protocol, pp. 132-141, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Tables with direct memory access descriptor lists for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tables with direct memory access descriptor lists for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tables with direct memory access descriptor lists for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3692302

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.