Table-based scheduler for FIFOs and the like

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S220000, C711S221000

Reexamination Certificate

active

10809180

ABSTRACT:
A scheduler for a set of data packet storage devices (e.g., FIFOs) implements a scheduling algorithm embodied in a look-up table (LUT) that identifies the next FIFO to select for service based on the current status of the FIFOs. In one embodiment, in addition to a memory device used to store the LUT, the scheduler has (1) a latch adapted to store and forward the LUT output and (2) an extractor that implements a finite state machine that determines (1) when to enable the latch and (2) when to forward the identification of the next FIFO to select for service to the set of FIFOs. Using a LUT enables relatively complicated scheduling algorithms to be implemented for relatively large numbers of FIFOs without significantly increasing the execution time of the scheduler.

REFERENCES:
patent: 5982776 (1999-11-01), Manning et al.
patent: 6732206 (2004-05-01), Jensen et al.
patent: 2005/0122982 (2005-06-01), Li et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Table-based scheduler for FIFOs and the like does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Table-based scheduler for FIFOs and the like, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Table-based scheduler for FIFOs and the like will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3887131

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.