Table-based DFM for accurate post-layout analysis

Details Table-based DFM for accurate post-layout analysis Table-based DFM for accurate post-layout analysis

2011-08-16

2011-08-16

Levin, Naum (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Design of semiconductor mask or reticle

Manufacturing optimizations

C716S055000, C716S056000, C716S132000, C700S121000

Reexamination Certificate

active

08001494

ABSTRACT:
Disclosed is a system and method for integrated circuit designs and post layout analysis. The integrated circuit design method includes providing a plurality of IC devices with various design dimensions; collecting electrical performance data of the IC devices; extracting equivalent dimensions of the IC devices; generating a shape related model to relate the equivalent dimensions to the electrical performance data of the IC devices; and creating a data refinement table using the equivalent dimensions and the electrical performance data.

REFERENCES:
patent: 5048800 (1991-09-01), Miyazaki et al.
patent: 5440478 (1995-08-01), Fisher et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5847965 (1998-12-01), Cheng
patent: 5963881 (1999-10-01), Kahn et al.
patent: 6028991 (2000-02-01), Akashi
patent: 6045619 (2000-04-01), Tai et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6289257 (2001-09-01), Sekine
patent: 6408219 (2002-06-01), Lamey, Jr. et al.
patent: 6410351 (2002-06-01), Bode et al.
patent: 6549864 (2003-04-01), Potyrailo
patent: 6810296 (2004-10-01), Bode et al.
patent: 6917849 (2005-07-01), Pasadyn et al.
patent: 6931607 (2005-08-01), Gunderson et al.
patent: 6968253 (2005-11-01), Mack et al.
patent: 6980873 (2005-12-01), Shen
patent: 7144297 (2006-12-01), Lin et al.
patent: 7360191 (2008-04-01), Chang et al.
patent: 7363207 (2008-04-01), Kamon
patent: 7562327 (2009-07-01), Sekido et al.
patent: 7673260 (2010-03-01), Chen et al.
patent: 7743349 (2010-06-01), Gupta et al.
patent: 2004/0029299 (2004-02-01), Pasadyn et al.
patent: 2004/0040001 (2004-02-01), Miller et al.
patent: 2004/0093107 (2004-05-01), Good et al.
patent: 2004/0181299 (2004-09-01), Yamazaki et al.
patent: 2005/0007577 (2005-01-01), Engelhard et al.
patent: 2005/0008227 (2005-01-01), Duan et al.
patent: 2005/0021272 (2005-01-01), Jenkins et al.
patent: 2005/0044514 (2005-02-01), Wu et al.
patent: 2005/0120328 (2005-06-01), Seltmann et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2005/0188338 (2005-08-01), Kroyan et al.
patent: 2005/0209820 (2005-09-01), Inoue et al.
patent: 2005/0288812 (2005-12-01), Cheng et al.
patent: 2006/0026539 (2006-02-01), Tetelbaum et al.
patent: 2006/0048010 (2006-03-01), Tai et al.
patent: 2006/0111804 (2006-05-01), Lin
patent: 2006/0123380 (2006-06-01), Ikeuchi
patent: 2006/0150132 (2006-07-01), Gupta
patent: 2006/0190876 (2006-08-01), Yamada
patent: 2006/0282189 (2006-12-01), Akisawa et al.
patent: 2007/0055892 (2007-03-01), Pikus
patent: 2007/0101305 (2007-05-01), Smith et al.
patent: 2007/0201442 (2007-08-01), Hekmatpour et al.
patent: 2007/0234246 (2007-10-01), Sinha et al.
patent: 2007/0265725 (2007-11-01), Liu et al.
patent: 2007/0266356 (2007-11-01), Chang et al.
patent: 2007/0266362 (2007-11-01), Lai et al.
patent: 2007/0277134 (2007-11-01), Zhang et al.
patent: 2007/0288219 (2007-12-01), Zafar et al.
patent: 2009/0070725 (2009-03-01), Yamada
patent: 2009/0083688 (2009-03-01), Moroz et al.
patent: 2009/0199151 (2009-08-01), Banerjee et al.
patent: 2009/0217216 (2009-08-01), Lee et al.
patent: 2009/0222785 (2009-09-01), Cheng et al.
Chappell, Jeff, “The Future is the FOUP—Company Business and Marketing”, Electronic News, Jul. 17, 2000, 2 pages.
Chen, Kuan-Chou, et al., “Integrated Circuits Industry / Front-Opening Unified Pod Auto-Loading Structure”, Knowledge Bridge, No. 22, Apr. 2002, 4 pages.
Ottesen, Craig, “Front-Opening Unified Pod (FOUP) Fire Protection: A General Overview”, International Sematech, Nov. 5, 1999, 11 pages.
Tian, Yuxin, et al., “Impact of Photolithography and Mask Variability on Interconnect Parasitics,” 10 pages.Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific.
Zhou, Ying, et al., “A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography effects,” 6 pages.Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific.
U.S. Appl. No. 12/025,933, filed Feb. 5, 2008 by Francis Ko, Chih-Wei Lai, Kewei Zuo, Henry Lo, Jean Wang, Ping-hsu Chen, Chun-Hsien Lin, and Chen-Hua yu for “Novel Methodology to Realize Automatic Virtual metrology,” 23 pages.
Cheng, Y.C., et al., “Patterning Effect and Correlated Electrical Model of Post-OPC MOSFET Devices,” Proceeding of SPIE vol. 6521 65210G-1 to 65210G-9, 9 pages, Mar. 21, 2007.
Ottesen, Craig, “Front Opening Pod (FOUP) Fire Protection: A General Overview,” International Sematech, Nov. 5, 1999, 10 pages.
Chen, Kuah-Chou, et al., “Integrated Circuits Industry/Front-Opening Unified Pod Auto-Loading Structure,” Knowledge Bridge, No. 22, Apr. 2002, 4 pages.
Chappell, Jeff, “The Future is the FOUP—company Business and Marking,” Electronic News, Jul. 17, 2000, 2 pages.
Ouyang, Charles, et al., “An Analytical Model of Multiple ILD thickness Variation induced by Interaction of Layout Pattern and CMP Process,” IEEE Transactions on Semiconductor Manufacturing, Aug. 2000, 7 pages.
Raghvendra, Srinivas, et al., “DFM: Linking Design and Manufacturing,” Proceedings of the 18th International conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, VLSID, 2005, 4 pages.
Tsuijikawa, Hiroyuki, et al., “Power=Supply Noise Reduction with Design for Manufacturability,” lEICE Trans Fundamentals, vol. E88-A, No. 12, Dec. 2005, 8 pages.
Yue, H. H., et al., “Fault Detection of Plasma Etchers using Optical Emission Spectra,” Aug. 2000, IEEE Transactions on Semiconductor Manufacturing, vol. 13, Issue 3, 12 pages.
Huang, Yi-Ting, et al., “Importance of Data Quality in Virtual metrology,” IEEE Industrial Electronics, IECON 2006, 32nd Annual Conference, Nov. 6-10, 2006, 6 pages.
Chang, Yaw-Jen, et al., “Virtual Metrology Technique for Semiconductor Manufacturing,” Neural Networks, 2006, IJCNN '06, International Joint conference Jul. 16-21, 2006, 5 pages.
Lin, Tung-Ho, et al., “A Virtual Metrology Scheme for Predicting CVD Thickness in Semiconductor Manufacturing,” Robotics and Automation, ICRA Proceedings 2006, IEEE International Conference May 15-19, 2006, 6 pages.

Affiliated with

Also associated with

Rating

Table-based DFM for accurate post-layout analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Table-based DFM for accurate post-layout analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Table-based DFM for accurate post-layout analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2670725