Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Patent
1993-07-30
1995-02-28
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
257668, 257692, 257734, 257737, 257738, 257778, 257780, H01L 2348, H01L 2944, H01L 2952, H01L 2960
Patent
active
053940091
ABSTRACT:
A film of elastomeric material is used to laminate the tape with LGA outer lead bumps to the stiffner plate of the semiconductor package. The elastomeric material has the necessary physical and electrical characteristics to provide the required firmness to maintain good electrical contact between the outer lead bumps and the corresponding contacting pads on a socket, ceramic substrate or PWB, and at the same time, to provide the required resilience to accommodate differences in heights between the outer lead bumps. The stiffner plate is fabricated with a cavity at its center for accommodating the VLSI die, and slots along the outer edges of its underside for storing the excess elastomeric material squeezed out when laminating the tape to the stiffner plate, thereby preventing the excess squeezed out elastomeric material from building up at the outer edges of the semiconductor package to a height in excess of the outer lead bumps. As a result, the land pattern on the socket, ceramic substrate or PWB is not required to address the differences in heights between the outer lead bumps.
REFERENCES:
patent: 5243223 (1993-09-01), Yamada et al.
Lau, John H., et al. Overview of Tape Automated Bonding Technology, Electronic Material Handbook, vol. 1 Packaging, pp. 274-285.
James Andrew J.
Jr. Carl Whitehead
Sun Microsystems Inc.
LandOfFree
Tab semiconductor package with cushioned land grid array outer l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tab semiconductor package with cushioned land grid array outer l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tab semiconductor package with cushioned land grid array outer l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-850204