Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-07-12
2005-07-12
Lammarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C365S051000, C365S063000
Reexamination Certificate
active
06918078
ABSTRACT:
In some embodiments, the invention includes a system having first, second, third and fourth modules; and a circuit board including first, second, third, and fourth module connectors to receive the first and second modules, respectively. The system includes among other things a first group of paths of conductors extending from the circuit board to the first module connector, to the first module, back to the first module connector, to the circuit board, to the second module connector, to the second module, back to the second module connector, to terminations, wherein the first group of paths include a first short loop through section in the first module and a second short loop through section in the second module, to each couple to stubs for corresponding first and second chips of the first and second modules.
REFERENCES:
patent: 3992686 (1976-11-01), Canning
patent: 4862161 (1989-08-01), Schomers
patent: 5467455 (1995-11-01), Gay et al.
patent: 5495435 (1996-02-01), Sugahara
patent: 5530623 (1996-06-01), Sanwo et al.
patent: 5598408 (1997-01-01), Nickolls et al.
patent: 5638402 (1997-06-01), Osaka et al.
patent: 5680555 (1997-10-01), Bodo et al.
patent: 5706447 (1998-01-01), Vivio
patent: 5734208 (1998-03-01), Jones
patent: 5919252 (1999-07-01), Klein
patent: 5974576 (1999-10-01), Zhu
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6067594 (2000-05-01), Perino et al.
patent: 6075704 (2000-06-01), Amberg et al.
patent: 6081430 (2000-06-01), La Rue
patent: 6104629 (2000-08-01), Wu
patent: 6108740 (2000-08-01), Caldwell
patent: 6109929 (2000-08-01), Jasper
patent: 6115278 (2000-09-01), Deneroff et al.
patent: 6122695 (2000-09-01), Cronin
patent: 6128685 (2000-10-01), Cronin
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6249832 (2001-06-01), Sanders et al.
patent: 6262940 (2001-07-01), Choi et al.
patent: 6266252 (2001-07-01), Karabatsos
patent: 6266730 (2001-07-01), Perino et al.
patent: 6308232 (2001-10-01), Gasbarro
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6328572 (2001-12-01), Higashida et al.
patent: 6349050 (2002-02-01), Woo et al.
patent: 6353539 (2002-03-01), Horine et al.
patent: 6376904 (2002-04-01), Haba et al.
patent: 6381164 (2002-04-01), Fan et al.
patent: 6404660 (2002-06-01), Gamini et al.
patent: 6411539 (2002-06-01), Funaba et al.
patent: 6438012 (2002-08-01), Osaka et al.
patent: 6463506 (2002-10-01), McAllister et al.
patent: 6496445 (2002-12-01), Lee
patent: 6505305 (2003-01-01), Olarig
patent: 6526517 (2003-02-01), Miller et al.
patent: WO 00/28661 (2000-05-01), None
A. Becker, “Reports on the death of MCMs are premature,” Portable Design, May 2001, pp. 18 and 20.
Leddige Michael W.
McCall James A.
Abraham Esaw
Aldous Alan K.
Intel Corporation
Lammarre Guy J.
LandOfFree
Systems with modules sharing terminations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems with modules sharing terminations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems with modules sharing terminations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3408097