Systems using mix of packet, coherent, and noncoherent...

Details Systems using mix of packet, coherent, and noncoherent... Systems using mix of packet, coherent, and noncoherent...

2008-09-09

2008-09-09

Rinehart, Mark (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C710S305000, C710S308000, C711S141000

Reexamination Certificate

active

11717511

ABSTRACT:
An apparatus may include a first system and a second system. The first system includes a first plurality of interface circuits, and each of the first plurality of interface circuits is configured to couple to a separate interface. The second system includes a second plurality of interface circuits, and each of the second plurality of interface circuits is configured to couple to a separate interface. A first interface circuit of the first plurality of interface circuits and a second interface circuit of the second plurality of interface circuits are coupled to a first interface. Both the first interface circuit and the second interface circuit are configured to communicate packets, coherency commands, and noncoherent commands on the first interface.

REFERENCES:
patent: 4630193 (1986-12-01), Kris
patent: 4788679 (1988-11-01), Kataoka et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5710907 (1998-01-01), Hagersten et al.
patent: 5797026 (1998-08-01), Rhodehamel et al.
patent: 5805590 (1998-09-01), Gillard et al.
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5920226 (1999-07-01), Mimura
patent: 5925097 (1999-07-01), Gopinath et al.
patent: 5961623 (1999-10-01), James et al.
patent: 5963745 (1999-10-01), Collins et al.
patent: 6009426 (1999-12-01), Jouenne et al.
patent: 6070215 (2000-05-01), Deschepper et al.
patent: 6094715 (2000-07-01), Wilkinson et al.
patent: 6101420 (2000-08-01), VanDoren et al.
patent: 6105119 (2000-08-01), Kerr et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6108752 (2000-08-01), VanDoren et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6138217 (2000-10-01), Hamaguchi
patent: 6182201 (2001-01-01), Arimilli et al.
patent: 6185520 (2001-02-01), Brown et al.
patent: 6202132 (2001-03-01), Islam et al.
patent: 6209065 (2001-03-01), Van Doren et al.
patent: 6219755 (2001-04-01), Klein
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 6295057 (2001-09-01), Rosin et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6449701 (2002-09-01), Cho
patent: 6681283 (2004-01-01), Thekkath et al.
patent: 2001/0039604 (2001-11-01), Takahaski
patent: 2002/0038407 (2002-03-01), Mounes-Toussi et al.
patent: 2003/0037224 (2003-02-01), Oehler et al.
patent: 2003/0097467 (2003-05-01), Sano
patent: 2003/0097498 (2003-05-01), Sano et al.
patent: 0777179 (1996-10-01), None
patent: 0936555 (1998-02-01), None
patent: 0893766 (1999-01-01), None
patent: 0945805 (1999-09-01), None
patent: WO 98/15155 (1998-04-01), None
patent: WO 00/38069 (2000-06-01), None
“HyperTransport Technology I/O Link”. White Paper. Advanced Micro Devices, Inc. Jul. 20, 2001. #25012A.
Wong, William. “High-Performance Proccessor Interconnect Gains Wide Support”. Electronic Design. Penton Media, Inc. Oct. 14, 2002. Retrieved from Internet Oct. 24, 2005. ED Online ID #1974. <http://www.elecdesign.com/Articles/Pring.cfm?ArticleID=1974>.
Wong, William. “Quad 64-Bit Multiproccessor Targets Comm Applications”. Electronic Design. Penton Media, Inc. Oct. 14, 2002. Retrieved from Internet Oct. 24, 2005. ED Online #1968>.
Levy, Markus. “Chip Combines Four 1 Ghz Cores”. Microprocessor Report. Reed Electronics Group. Oct. 16, 2002.
European Search Report for EP26008 (02025686.3-2415-), mailed Feb. 27, 2003. 3 pages.
Lenoski, Daniel. “The Design and Analysis of Dash: A Scalable Directory-Based Multiprocessor”. Dec. 1991. A Dissertation submitted to the Dept. of Electrical Engineering and the Committee on Graduate Studies of Stanford University. 176 pages.
Saulsbury et al. “An Argument for Simple COMA”. Aug. 1, 1994. SISC Research Report No. R94:15. 20 Pages.
Halfhill, Tom. “SiByte Reveals 64-Bit Core for NPUs: Independent MIPS64 Design Combines Low Power, High Performance”. Microdesign Resources. Jun. 2000. Microprocessor Report. 4 Pages.
“Target Applications” SiByte. Jan. 15, 2001. <http://sibyte.com/mercurian/applications.htm>.
“SiByte Technology”. SiByte. Jan. 15, 2001. <http://sibyte.com/mercurian/technology.htm>.
“The Murcurian Processor”. SiByte. Jan 15, 2001. <http://sibyte.com/mercurian>.
“Fact Sheet”. Revision 0.1. SB-1 CPU. SiByte. Oct. 2000.
“Fact Sheet”. Revision 0.2. SB-1250. SiByte. Oct. 2000.
Stepanian. “SiByte SB-1 MIPS64 CPU Core”. Embedded Processor Forum 2000. Jun. 13, 2000. 15 Pages.
Keller, Jim. “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking”. Oct. 10, 2000. 22 Pages.
“21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller”. Revision 1.0. Hardware Reference Manual. Intel. Oct. 1998. 219 Pages.
European Search Report for EP Application No. 02025691.3.
Giorgi et al. “PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors”. IEEE Transactions on Parallel and Distributed Systems. vol. 10, No. 7. Jul. 1999.

Affiliated with

Also associated with

Rating

Systems using mix of packet, coherent, and noncoherent... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems using mix of packet, coherent, and noncoherent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems using mix of packet, coherent, and noncoherent... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3944644