Systems, methods, and computer readable media for preemption...

Details Systems, methods, and computer readable media for preemption... Systems, methods, and computer readable media for preemption...

2011-03-22

2011-03-22

Spittle, Matthew D (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C710S107000, C710S119000, C370S224000, C370S450000, C370S451000, C370S452000, C712S010000, C712S042000, C712S200000, C712S201000

Reexamination Certificate

active

07913007

ABSTRACT:
Systems, methods, and computer program products for preemption in asynchronous systems using anti-tokens are disclosed. According to one aspect, configurable system for constructing asynchronous application specific integrated data pipeline circuits with preemption includes a plurality of modular circuit stages that are connectable with each other and with other circuit elements to form multi-stage asynchronous application specific integrated data pipeline circuits for asynchronously sending data and tokens in a forward direction through the pipeline and for asynchronously sending anti-tokens in a backward direction through the pipeline. Each stage is configured to perform a handshaking protocol with other pipeline stages, the protocol including receiving either a token from the previous stage or an anti-token from the next stage, and in response, sending both a token forward to the next stage and an anti-token backward to the previous stage.

REFERENCES:
patent: 5386585 (1995-01-01), Traylor
patent: 5572690 (1996-11-01), Molnar et al.
patent: 5600848 (1997-02-01), Sproull et al.
patent: 5732233 (1998-03-01), Klim et al.
patent: 5920899 (1999-07-01), Chu
patent: 6028453 (2000-02-01), Kong
patent: 6067417 (2000-05-01), Wise et al.
patent: 6590424 (2003-07-01), Singh et al.
patent: 6867620 (2005-03-01), Singh et al.
patent: 6958627 (2005-10-01), Singh et al.
patent: 7053665 (2006-05-01), Singh et al.
patent: 7478222 (2009-01-01), Fant
patent: 2002/0069347 (2002-06-01), Singh et al.
patent: 0 913 768 (1999-05-01), None
patent: WO 01/82053 (2001-11-01), None
patent: WO 01/82064 (2001-11-01), None
patent: WO 01/95089 (2001-12-01), None
Brej, Charles. Early Output Logic and Anti-Tokens. Sep. 2005.
Sokolov et al. Asynchronous Data Path Models. IEEE. 2007.
Gill et al. Performance Estimation and Slack Matching for Pipelined Asynchronous Architectures with Choice. IEEE. 2008.
Ampalam et al. Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems using Anti-Tokens. ACM. ICCAD '06. Nov. 9, 2006.
Notice of Allowance and Fee(s) Due for U.S. Appl. No. 10/380,137 (Jul. 29, 2005).
Notice of Allowance and Fee(s) Due for U.S. Appl. No. 10/380,137 (Mar. 14, 2005).
International Application Serial No. PCT/US01/29721 International Search Report (Sep. 21, 2001).
Ebergen, “Squaring the FIFO in GasP,” Proceedings, Seventh International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), pp. 194-205, IEEE Computer Society Press (Mar. 11-14, 2001).
Sutherland et al., “GasP: A Minimal FIFO Control,” In Proceedings on International Symposium on Advanced Research on Asynchronous Circuits and Systems (ASYNC), pp. 46-53, IEEE Computer Society Press (Mar. 2001).
Singh et al., “MOUSETRAP: Ultra High-Speed Transition-Signaling Asynchronous Pipelines,” ACM “Tau-00” Workshop, ACM Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (Dec. 4-5, 2000). [This is the same as U.S. Appl. No. 60/242,587].
Molnar et al., “Simple Circuits that Work for Complicated Reasons,” Proceedings in International Symposium on Advanced Research on Asynchronous Circuits and Systems (ASYNC), pp. 138-149 (Apr. 2000).
Singh et al., “Fine-Grained Pipelined Asynchronous Adders for High-Speed DSP Applications,” In IEEE Computer Soicety Annual Workshop on VLSI, IEEE Computer Society Press (Apr. 27-28, 2000).
Schuster et al., “Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3-4.5 GHz,” Proceedings of the International Solid State Circuits Conference (Feb. 2000).
Singh et al., “High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths,” In Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (“Async2000”) (Apr. 2-6, 2000).
Hauck et al., “Two-Phase Asynchronous Wave-Piplines and Their Application to a 2D-DCT,” Proceedings in International Symposium on Advanced Research on Asynchronous Circuits and Systems, (ASYNC) (Apr. 1999).
Molnar et al., “Two FIFO Ring Performance Experiments,” Proceedings of the IEEE, vol. 87, No. 2, pp. 297-307 (Feb. 1999).
Van Berkel et al., “Scanning the Technology: Applications of Asynchronous Circuits,” Proceedings of the IEEE, vol. 87, No. 2, pp. 223-233 (Feb. 1999).
Dooply et al., “Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines,” ARVLSI (1999).
Mukherjee et al., Wave Sterring in YADDs: A Novel Non-Iterative Synthesis and Layout Technique, Proc. DAC (1999).
van Gageldonk et al., “An Asynchronous Low-Power 80C51 Microcontroller,” Proceedings in International Symposium on Advanced Research on Asynchronous Circuits and Systems (ASYNC), pp. 96-107 (1998).
Harris et al., “Skew-Tolerant Domino Circuits,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1702-1711 (Nov. 1997).
Nowick et al. “Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders,” In 1997 IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 210-223 (Apr. 1997).
Narayanan et al., “Static Timing Analysis for Self Resetting Circuits,” Proc. ICCAD, pp. 119-126 (1996).
Yee et al., “Clock-Delayed Domino for Adder and Combinational Logic Design,” Proceeding ICCD, pp. 332-337 (Oct. 1996).
Furber et al., “Four-Phase Micropipeline Latch Control Circuits,” IEEE TVLSI, vol. 4, No. 2, pp. 247-253 (Jun. 1996).
Yun et al., “High-Performance Asynchronous Pipelines Circuits,” Proceedings International Symposium on Advanced Research on Asynchronous Circuits and Systems (ASYNC) (1996).
Day et al., “Investigation Into Micropipeline Latch Design Styles,” IEEE Transactions on Very Large Scale Integration, vol. 3, No. 2, pp. 264-272 (Jun. 1995).
Borah et al., “High-Throughput and Low-Power DSP Using Clocked-CMOS Circuitry,” Proceedings in International Symposium on Low-Power Design, pp. 139-144 (1995).
Davis et al., “Asynchronous Circuit Design: Motivation, Background, and Methods,” Asynchronous Digital Circuit Design, Birtwistle et al., (eds.), Workshops in Computing, Springer-Verlag, pp. 1-49 (1995).
Furber, “Computing Without Clocks: Micropipelining the ARM Processor,” Asynchronous Digital Circuit Design, Workshops in Computing Birtwistle et al., (eds.) Springer-Verlag, pp. 211-262 (1995).
McLaughlin et al., “A Static Technique for High-Speed CMOS State Machine Design,” ASIC Conference and Exhibit, 1994 Proceedings, Seventh Annual IEEE International Rochester, NY USA Sep. 19-23, 1994, New York, NY, USA IEEE, pp. 108-111, XP010140513 ISBN: 0-7803-2020-4 the whole document (Sep. 19, 1994).
Liu at al., “A 250-MHz Wave Pipelined Adder in 2-μm CMOS,” IEEE JSSC, vol. 29, No. 9, pp. 1117-1128 (Sep. 1994).
Wong et al., “Designing High-Performance Digital Circuits Using Wave-Pipelining,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 1, pp. 24-46 (Jan. 1993).
Williams, “Self-Timed Rings and Their Application to Division,” Ph.D. Thesis, Stanford University (May 1991).
Sutherland, “Micropipelines,” Communications of the ACM, vol. 32, No. 6, pp. 720-738 (Jun. 1989).
Seitz, “System Timing,” Introduction to VLSI Systems, Chapter 7, Med et al., (eds.), Addison-Wesley (1980).

Affiliated with

Also associated with

Rating

Systems, methods, and computer readable media for preemption... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems, methods, and computer readable media for preemption..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems, methods, and computer readable media for preemption... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2672350