Systems for implementing SDRAM controllers, and buses...

Details Systems for implementing SDRAM controllers, and buses... Systems for implementing SDRAM controllers, and buses...

2011-06-21

2011-06-21

Tseng, Cheng-Yuan (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S037000

Reexamination Certificate

active

07966431

ABSTRACT:
An arbitration logic including one or more modular priority encoders. Each modular priority encoder includes a first logic circuit, a comparator circuit, a second logic circuit, and an encoder circuit. The first logic circuit may be configured to generate a first output signal in response to a plurality of request signals. The comparator circuit may be configured to compare all possible pairs of a plurality of priority signals. The second logic circuit may be configured to generate a control signal in response to (i) the plurality of request signals and (ii) a result of comparing all possible pairs of the plurality of priority signals. The encoder circuit may be configured to generate a second output signal in response to the control signal.

REFERENCES:
patent: 4586128 (1986-04-01), DeWoskin
patent: 5948080 (1999-09-01), Baker
patent: 6006303 (1999-12-01), Barnaby et al.
patent: 6269413 (2001-07-01), Sherlock
patent: 6463488 (2002-10-01), San Juan
patent: 6693814 (2004-02-01), McKenzie et al.
patent: 6799304 (2004-09-01), Hammitt et al.
patent: 6831587 (2004-12-01), Joshi
patent: 6907491 (2005-06-01), Moss
patent: 6985985 (2006-01-01), Moss
patent: 7000045 (2006-02-01), Holm et al.
patent: 7310722 (2007-12-01), Moy et al.
patent: 7350003 (2008-03-01), Gish et al.
patent: 7546391 (2009-06-01), Castille et al.
patent: 7797467 (2010-09-01), Worrell et al.
patent: 2003/0225739 (2003-12-01), Chesson et al.
patent: 2003/0229742 (2003-12-01), Moss
patent: 2005/0144416 (2005-06-01), Lin
patent: 2005/0289268 (2005-12-01), Miller
AMBA, AMBA Specification, 1999, ARM, pp. 1-230.

Affiliated with

Also associated with

Rating

Systems for implementing SDRAM controllers, and buses... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems for implementing SDRAM controllers, and buses..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems for implementing SDRAM controllers, and buses... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2733493