Systems and methods of integrated circuit clocking

Details Systems and methods of integrated circuit clocking Systems and methods of integrated circuit clocking

2009-10-12

2011-10-18

Tran, Anh (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C326S021000, C326S022000, C326S028000, C326S033000

Reexamination Certificate

active

08040155

ABSTRACT:
Various systems and methods are provided for integrated circuit clocking. In one embodiment, an integrated circuit system includes a plurality of combinational logic groups, each combinational logic group having a propagation time; and means for delaying a synchronizing clock signal supplied to at least one of the plurality of combinational logic groups based upon a period of the synchronizing clock signal and the propagation time of the at least one combinational logic group. In another embodiment, a method includes delaying a clock signal to produce a delayed clock signal and communicating the clock signal and the delayed clock signal to separate groups of the combinational logic circuit during a clock cycle that results in a reduction in power consumption by the combinational logic circuit.

REFERENCES:
patent: 5818263 (1998-10-01), Ashuri
patent: 6356116 (2002-03-01), Oh
patent: 2002/0163361 (2002-11-01), Parkin
patent: 2007/0035428 (2007-02-01), Badaroglu
patent: 2008/0008213 (2008-01-01), Blancha
patent: 2008/0115004 (2008-05-01), Braun et al.
patent: 03703333 (2005-07-01), None
Zhentao Yu, Marios C. Papaefthymiou, Xun Liu, “Skew Spreading For Peak Current Reduction” GLSVLSI'07, Mar. 11-13, 2007, Stresa•Lago Maggiore, Italy.
Yooseong Kim, Sangwoo Han, and Juho Kim , “Clock Scheduling and Cell Library Information Utilization for Power Supply Noise Reduction”, Journal of Semiconductor Technology and Science, vol. 9, No. 1, Mar. 2009.
P. Vuillod, L. Benini, A. Bogliolo and G. De Micheli, Clock Skew Optimization for Peak Current Reduction, Digest of the International Symposium on Low Power Electronics and Design (ISLPED), Monterey, Aug. 1996, pp. 265-270.
Badaroglu, Mustafa; Tiri, Kris;, et al., “Clock-Skew-Optimization Methodology for Substrate-noise Reduction with Supply-Current Folding”, IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, No. 6, Jun. 2006, pp. 1146-1154.
Kourtev, Ivan S., et al., “Timing Optimization Through Clock Skew Scheduling”, Springer Science+Business Media, LLC, 2009, pp. 44-6, 52-54, 108-109, 117-120, 145-159.
International Search Report and Written Opinion, mailed May 20, 2010.

Affiliated with

Also associated with

Rating

Systems and methods of integrated circuit clocking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods of integrated circuit clocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods of integrated circuit clocking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4261749