Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2004-11-16
2009-10-06
Smoot, Stephen W (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S376000
Reexamination Certificate
active
07598573
ABSTRACT:
Systems and methods for voltage distribution via multiple epitaxial layers. In accordance with a first embodiment of the present invention, an integrated circuit comprises a wafer substrate of a connectivity type. A first epitaxial layer of a connectivity type is disposed upon a second epitaxial layer of an opposite connectivity type, which is disposed upon the wafer substrate.
REFERENCES:
patent: 3581165 (1971-05-01), Seelbach et al.
patent: 3772097 (1973-11-01), Davis
patent: 5119162 (1992-06-01), Todd et al.
patent: 5153697 (1992-10-01), Mosher et al.
patent: 5256582 (1993-10-01), Mosher et al.
patent: 5447876 (1995-09-01), Moyer et al.
patent: 5448081 (1995-09-01), Malhi
patent: 5622880 (1997-04-01), Burr et al.
patent: 5623159 (1997-04-01), Monk et al.
patent: 5719733 (1998-02-01), Wei et al.
patent: 5753958 (1998-05-01), Burr et al.
patent: 5780912 (1998-07-01), Burr et al.
patent: 5789786 (1998-08-01), Gaffur et al.
patent: 6048746 (2000-04-01), Burr
patent: 6087892 (2000-07-01), Burr
patent: 6091283 (2000-07-01), Murgula et al.
patent: 6100567 (2000-08-01), Burr
patent: 6137142 (2000-10-01), Burr
patent: 6169310 (2001-01-01), Kalnitsky et al.
patent: 6218708 (2001-04-01), Burr
patent: 6249027 (2001-06-01), Burr
patent: 6303444 (2001-10-01), Burr
patent: 6489224 (2002-12-01), Burr
patent: 6489804 (2002-12-01), Burr
patent: 6507080 (2003-01-01), Jang et al.
patent: 6552601 (2003-04-01), Burr
patent: 6605971 (2003-08-01), Burr
patent: 6621318 (2003-09-01), Burr
patent: 6664608 (2003-12-01), Burr
patent: 6838328 (2005-01-01), Burr
patent: 6936898 (2005-08-01), Pelham et al.
patent: 7015741 (2006-03-01), Tschanz et al.
patent: 7098512 (2006-08-01), Pelham et al.
patent: 7217962 (2007-05-01), Masleid
patent: 2001/0028577 (2001-10-01), Sung et al.
patent: 2003/0146476 (2003-08-01), Kaneko et al.
patent: 2004/0053439 (2004-03-01), Schafbauer et al.
patent: 2004/0219733 (2004-11-01), Algotsson et al.
patent: 0422250 (1991-04-01), None
patent: 0424926 (1991-05-01), None
patent: 0624909 (1999-04-01), None
Chandrakasan A., Bowhill W., Fox F. “Design of High-Performance Microprocessor Circuits”, 2001 by the Institute of Electrical and Electronics Engineers, Inc. 3 Park Ave., 17th Floor, New York, NY 10016-5997. p. 58.
Non-Final Office Action Mailed Mar. 22, 2006; 10990885; TRAN-P346.
Final Office Action Mailed Nov. 15, 2006; 10990885; TRAN-P346.
Non-Final Office Action Mailed Jun. 8, 2007; 10990885; TRAN-P346.
Final Office Action Mailed Apr. 30, 2008; 10990885; TRAN-P346.
Non-Final Office Action Mailed Oct. 29, 2008; 10990885; TRAN-P346.
LandOfFree
Systems and methods for voltage distribution via multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for voltage distribution via multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for voltage distribution via multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4079268