Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2010-08-18
2011-12-20
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S002000, C711S006000, C711S104000, C711S108000, C711SE12061, C711SE12016
Reexamination Certificate
active
08082416
ABSTRACT:
Extended translation look-aside buffers (eTLB) for converting virtual addresses into physical addresses are presented, the eTLB including, a physical memory address storage having a number of physical addresses, a virtual memory address storage configured to store a number of virtual memory addresses corresponding with the physical addresses, the virtual memory address storage including, a set associative memory structure (SAM), and a content addressable memory (CAM) structure; and comparison circuitry for determining whether a requested address is present in the virtual memory address storage, wherein the eTLB is configured to receive an index register for identifying the SAM structure and the CAM structure, and wherein the eTLB is configured to receive an entry register for providing a virtual page number corresponding with the plurality of virtual memory addresses.
REFERENCES:
patent: 6078987 (2000-06-01), Kongetira
patent: 6088784 (2000-07-01), Choquette
patent: 6412056 (2002-06-01), Gharachorloo et al.
patent: 6519684 (2003-02-01), Moyer
patent: 6944039 (2005-09-01), Nataraj et al.
patent: 6944709 (2005-09-01), Nataraj et al.
patent: 7366829 (2008-04-01), Luttrell et al.
patent: 7461295 (2008-12-01), Iyengar et al.
patent: 7555594 (2009-06-01), Venkatachary
patent: 7627721 (2009-12-01), Hass
patent: 7711893 (2010-05-01), Venkatachary
patent: 2005/0044308 (2005-02-01), Rashid et al.
patent: 2005/0165966 (2005-07-01), Gai et al.
patent: 2008/0162868 (2008-07-01), Glew
Non-Final Office Action dated Aug. 8, 2009 for U.S. Appl. No. 11/652,827.
Notice of Allowance dated Mar. 22, 2010 for U.S. Appl. No. 11/652,827.
Notice of Allowance dated Jun. 30, 2010 for U.S. Appl. No. 11/652,827.
Chen Daniel
Hass Dave
Singh Gaurav
Bragdon Reginald
NetLogic Microsystems, Inc.
Ruiz Aracelis
Vista IP Law Group LLP
LandOfFree
Systems and methods for utilizing an extended translation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for utilizing an extended translation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for utilizing an extended translation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4294365