Systems and methods for transmitting signals across...

Details Systems and methods for transmitting signals across... Systems and methods for transmitting signals across...

2005-11-01

2008-07-29

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C083S086000, C083S087000

Reexamination Certificate

active

07405593

ABSTRACT:
Disclosed are on-chip global electrical signaling systems and methods employing differential current-mode sensing having reduced delay and energy dissipation compared to conventional inverter repeaters. The present inventions can be used for point-to-point connections as well as N-to-1 connections.

REFERENCES:
patent: 6426656 (2002-07-01), Dally et al.
patent: 6556089 (2003-04-01), Wood
patent: 6927599 (2005-08-01), Ju et al.
patent: 2001/0052796 (2001-12-01), Tomita
patent: 2002/0149400 (2002-10-01), Kocaman
patent: 2002/0190805 (2002-12-01), Wood
patent: 2003/0006851 (2003-01-01), Wood
patent: 2003/0067337 (2003-04-01), Yin et al.
patent: 2003/0151465 (2003-08-01), Wood
patent: 2003/0198296 (2003-10-01), Bonelli et al.
patent: 2004/0239369 (2004-12-01), Hsu et al.
patent: 2005/0010883 (2005-01-01), Wood
patent: 2005/0225365 (2005-10-01), Wood
patent: 2005/0251775 (2005-11-01), Wood
patent: 2006/0022720 (2006-02-01), Wood
patent: 2006/0071844 (2006-04-01), Wood
patent: 2358563 (2001-07-01), None
patent: 2399243 (2004-09-01), None
patent: WO 00/44093 (2000-07-01), None
patent: WO 01/67603 (2001-09-01), None
patent: WO 01/89088 (2001-11-01), None
patent: WO 03/048979 (2003-06-01), None
E. Seevinck, P. van Beers, and H. Ontrop, Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS IEEE J. Solid-State Circuits, vol. 26, No. 4, pp. 523-536 Apr. 1991.
T. Blalock, R. Jaeger, Jaeger, “A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier”, IEEE J. Solid-State Circuits, vol. 26, No. 4, pp. 542-548 Apr. 1991.
Travis N. Blalock and Richard C. Jaeger, “ A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier”, IEEE Journal of Solid-State Circuits, vol. 27, No. 4, pp. 618-625, Apr. 1992.
M. Izumikawa, M. Yamashina, “A Current Direction Sense Technique for Multiport SRAM's”, IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996.
H. Zhang, V. George, and J. M. Rabaey, “Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness,”IEEE Trans. on VLSI Systems, vol. 8, No. 3, pp. 264-272, Jun. 2000.
Y. Takao, et al., “A 0.11μm CMOS Technology with Copper and Very-low-k Interconnects for High-Performance System-On-a Chip Core,” inProc. International Electron Devices Meeting, San Francisco, CA, Oct. 2000, pp. 559-562.
R. Ho, K. Mai, and M. Horowitz, “The Future of Wires,” inProc. of IEEE, vol. 89, No. 4, pp. 490-504, Apr. 2001.
A. Maheshwari, “Current-Sensing Methods for Global Interconnects in Very Deep Sub-Micron (VDSM) CMOS”, M.Sc. Thesis, Dept. of Electrical and Computer Engineering, Univ. of Massachusetts Amherst, Sep. 2001.
A. Katoch, E. Seevinck, and H. Veendrick, “Fast Signal Propagation for Point On-Chip Long Interconnects using Current Sensing,” inProc. IEEE European Solid-State Circuits Conference, Firenze, Italy, Sep. 2002, pp. 195-198.
M. Sinha, “Low-Voltage Sensing Techniques for High-Speed On-Chip Global Interconnects and Caches”, M.Sc. Thesis, Dept. of Electrical and Computer Engineering, Univ. of Massachusetts Amherst, Sep. 2002.
A. Maheshwari, W. Burleson, “Repeater and Current-sensing Hybrid Circuits for On-chip Interconnects”, Great Lake Symposium on VLSI, Washington, DC, Apr. 28-29, 2003.
R. Ho, K. Mai, and M. Horowitz, “Efficient On-Chip Global Interconnects,” inIEEE Symp. on VLSI Circuits, Kyoto, Japan, Jun. 2003, pp. 271-274.
R. Rao, e.a., “Approaches to Run-time and Standby Mode Leakage Reduction in Global Buses,”International Symposium on Low Power Electronics and Design, Newport Beach, CA, Aug. 2004, pp. 188-193.
A. Maheshwari and W. Burleson, “Differential Current-Sensing for On-Chip Interconnects,”IEEE Trans. on VLSI Systems, vol. 12, No. 12, pp. 1321-1329, Dec. 2004.
A. P. Jose, G. Patounakis, and K. L. Shepard, “Near Speed-of-Light On-Chip Interconnects Using Pulsed Current-Mode Signaling,” inIEEE Symp. on VLSI Circuits, Kyoto, Japan, Jun. 2005, pp. 108-111.
W. Burleson, “VLSI Interconnects: Solutions from Circuits to Architectures”, SRC Review Presentation, 2001.

Affiliated with

Also associated with

Rating

Systems and methods for transmitting signals across... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for transmitting signals across..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for transmitting signals across... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3967140