Systems and methods for timing a linear data path element...

Details Systems and methods for timing a linear data path element... Systems and methods for timing a linear data path element...

2005-06-21

2005-06-21

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

06910194

ABSTRACT:
Systems and methods for timing a linear data path element within an integrated circuit design are provided. A representative system includes a computer and a memory element associated with the computer. The computer includes logic for receiving information describing the integrated circuit design. The integrated circuit design includes a description of a signal-timing path and the clock distribution system across the integrated circuit. The memory is configured with executable steps to generate a model of a signal that traverses a signal-timing path that is coupled to a linear element. The model includes a mechanism for simulating clock signal operation over a plurality of clock distribution structure types. A representative method includes the following steps: acquiring circuit information; identifying a signal path within the circuit information; recognizing when the signal-timing path is coupled to a linear element; associating a clock uncertainty with the clock signal; determining a confidence interval for the signal-timing path responsive to the recognizing step, wherein the clock signal is propagated along the signal-timing path; and associating the confidence interval with the signal-timing path.

REFERENCES:
patent: 6185723 (2001-02-01), Burks et al.
patent: 6305001 (2001-10-01), Graef
patent: 6311314 (2001-10-01), McBride
patent: 6457159 (2002-09-01), Yalcin et al.
patent: 6536024 (2003-03-01), Hathaway
patent: 6567967 (2003-05-01), Greidinger et al.
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6611949 (2003-08-01), Becker et al.
patent: 2002/0087940 (2002-07-01), Greidinger et al.
patent: 2002/0116695 (2002-08-01), Bou-Ghazale et al.
patent: 2003/0051222 (2003-03-01), Williams et al.
patent: 2003/0052880 (2003-03-01), Fredrickson
patent: 2003/0088838 (2003-05-01), Becker et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2003/0177455 (2003-09-01), Kaufman et al.
patent: 2004/0003361 (2004-01-01), Chaudhari
patent: 0903660 (1999-03-01), None

Affiliated with

Also associated with

Rating

Systems and methods for timing a linear data path element... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for timing a linear data path element..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for timing a linear data path element... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3479840