Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2005-01-25
2008-08-05
Portka, Gary J (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C718S102000
Reexamination Certificate
active
07409520
ABSTRACT:
Systems and methods for distributing thread instructions in the pipeline of a multi-threading digital processor are disclosed. More particularly, hardware and software are disclosed for successively selecting threads in an ordered sequence for execution in the processor pipeline. If a thread to be selected cannot execute, then a complementary thread is selected for execution.
REFERENCES:
patent: 5390192 (1995-02-01), Fujieda
patent: 5455924 (1995-10-01), Shenoy et al.
patent: 2002/0083297 (2002-06-01), Modelski et al.
patent: 2003/0061445 (2003-03-01), Birk et al.
patent: 2003/0158885 (2003-08-01), Sager
patent: 2004/0201592 (2004-10-01), Huang
patent: 2006/0056290 (2006-03-01), Hass
patent: 2006/0136915 (2006-06-01), Aingaran et al.
patent: 1221654 (2002-07-01), None
patent: 2000020323 (2000-01-01), None
patent: 2002268878 (2002-09-01), None
Basso Claude
Calvignac Jean Louis
Chang Chih-jen
Davis Gordon Taylor
Hofstee Harm Peter
Choe Yong J.
Cockburn Joscelyn G.
International Business Machines - Corporation
Portka Gary J
Schubert Osterrieder & Nickelson PLLC
LandOfFree
Systems and methods for time division multiplex multithreading does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for time division multiplex multithreading, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for time division multiplex multithreading will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4018768