Systems and methods for scheduling coprocessor resources in...

Details Systems and methods for scheduling coprocessor resources in... Systems and methods for scheduling coprocessor resources in...

2004-02-12

2008-10-28

An, Meng-Ai (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S102000, C718S103000, C718S105000, C711S151000, C711S206000, C711S208000, C711S209000, C712S034000

Reexamination Certificate

active

07444637

ABSTRACT:
Systems and methods for scheduling coprocessing resources in a computing system are provided without redesigning the coprocessor. In various embodiments, a system of preemptive multitasking is provided achieving benefits over cooperative multitasking by any one or more of (1) executing rendering commands sent to the coprocessor in a different order than they were submitted by applications; (2) preempting the coprocessor during scheduling of non-interruptible hardware; (3) allowing user mode drivers to build work items using command buffers in a way that does not compromise security; (4) preparing DMA buffers for execution while the coprocessor is busy executing a previously prepared DMA buffer; (5) resuming interrupted DMA buffers; and (6) reducing the amount of memory needed to run translated DMA buffers.

REFERENCES:
patent: 5058037 (1991-10-01), Kageyama et al.
patent: 5220653 (1993-06-01), Miro
patent: 5247674 (1993-09-01), Kogure
patent: 5696927 (1997-12-01), MacDonald et al.
patent: 5742797 (1998-04-01), Celi et al.
patent: 5777629 (1998-07-01), Baldwin
patent: 5790804 (1998-08-01), Osborne
patent: 5864713 (1999-01-01), Terry
patent: 5896141 (1999-04-01), Blaho et al.
patent: 5918050 (1999-06-01), Rosenthal et al.
patent: 5930827 (1999-07-01), Sturges
patent: 6023738 (2000-02-01), Priem et al.
patent: 6049857 (2000-04-01), Watkins
patent: 6065071 (2000-05-01), Priem et al.
patent: 6069638 (2000-05-01), Porterfield
patent: 6081854 (2000-06-01), Priem et al.
patent: 6222564 (2001-04-01), Sturges
patent: 6252600 (2001-06-01), Kohli et al.
patent: 6295602 (2001-09-01), Weissman et al.
patent: 6437788 (2002-08-01), Milot et al.
patent: 6446186 (2002-09-01), Priem et al.
patent: 6477612 (2002-11-01), Wang
patent: 6496912 (2002-12-01), Fields et al.
patent: 6518973 (2003-02-01), Blythe
patent: 6525739 (2003-02-01), Gurumoorthy et al.
patent: 6600493 (2003-07-01), Sethi et al.
patent: 6650333 (2003-11-01), Baldwin
patent: 6691180 (2004-02-01), Priem et al.
patent: 6704871 (2004-03-01), Kaplan et al.
patent: 6708273 (2004-03-01), Ober et al.
patent: 6782432 (2004-08-01), Nelson et al.
patent: 6798421 (2004-09-01), Baldwin
patent: 6859208 (2005-02-01), White
patent: 6947051 (2005-09-01), Gossalia et al.
patent: 7234144 (2007-06-01), Wilt et al.
patent: 7346905 (2008-03-01), Dorrance et al.
patent: 2002/0118202 (2002-08-01), Baldwin
patent: 2003/0140179 (2003-07-01), Wilt et al.
patent: 2004/0187122 (2004-09-01), Gosalia
patent: 2004/0231000 (2004-11-01), Gosalia
patent: 2005/0168472 (2005-08-01), Gosalia
patent: WO 02/09083 (2002-01-01), None
Burgess, P. et al., “BED:A Multithread Kernel for Embedded Systems”,Real Time Programming, IFAC Workshop, 1994, 133-138.
Macedonia, M., “The GPU Enters Computing's Mainstream”,Computer, Oct. 2003, 36(10), 106-108.
Petrot, F. et al., “Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect”,Proceedings Design, Automation and Test in Europe Conference and Exhibition, Mar. 3-7, 2003, Munich, Germany, 51-56.
Kirk, D.B., “SMART (Strategic memory allocation for real time) cache design,” IEEE, 1989, 229-237.
Francesc et al., “Memto: a memory monitoring tool for a linux cluster,” Springer Berlin/heidelberg, 2001, 225-232.
Torvalds, L. et al., “Excerpt from the Linux Kernel, version 2.4.20,” http://www.kernel.org/pub/linux/kernel/v2.4/linux-2.4.20.tar.bz2, Nov. 2002, 1-87.
Intel Corp, “Accelerated Graphics Port Interface Specification, Revision 1.0,” Jul. 1996, 1-161.
Martin, K.E. et al., “Direct Rendering Infrastructure, Low-Level Design Document,” http://dri.sourceforge.net/doc/design—low—level.html, May 1999, 1-18.
Owen, J. et al., “A Multiple Direct Rendering Architecture for 3D,” http://dri.sourceforge.net/doc/design—high—level.html, Sep. 1998, 1-10.

Affiliated with

Also associated with

Rating

Systems and methods for scheduling coprocessor resources in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for scheduling coprocessor resources in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for scheduling coprocessor resources in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3995646