Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2007-09-19
2008-12-16
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C713S323000
Reexamination Certificate
active
07467310
ABSTRACT:
A method and system for reducing power consumption in a programmable logic device (PLD) is provided. The power consumption may be reduced by preferably continually considering power consumption as a factor in circuit design during the synthesis, placement, routing, and period following routing of the programmable logic device.
REFERENCES:
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6621325 (2003-09-01), Hart et al.
patent: 6630717 (2003-10-01), Ashida
patent: 6759873 (2004-07-01), Kang et al.
patent: 6777978 (2004-08-01), Hart et al.
patent: 7082048 (2006-07-01), Choi
patent: 7276953 (2007-10-01), Peng et al.
patent: 2003/0203558 (2003-10-01), Lowrey
patent: 2004/0113672 (2004-06-01), Kang et al.
patent: 2004/0216074 (2004-10-01), Hart et al.
patent: 2004/0217775 (2004-11-01), Turner
patent: 2006/0227593 (2006-10-01), Choi
Altera Corporation, “Mercury Programmable Logice Device Family”, Data Sheet, Version 2.2, pp. 17-28 (Jan. 2003).
Anderson, J.H., et al., “A Novel Low-Power FPGA Routing Switch” (2004) (unpublished, submitted to the 2004 IEEE Custom Integrated Circuits Conference, Orlando, Florida, Oct. 3-6, 2004).
Anderson, J.H., et al., “Active Leakage Power Optimization for FPGAs”,2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 33-41 (Feb. 22-24, 2004).
Anderson, J.H., et al., “Low-Power Programmable Routing Circuitry for FPGAs” (2004) (unpublished, submitted to the 2004 International Conference on Computer Aided Design, San Jose, California, Nov. 7-11, 2004).
Chen, D., et al., “Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages”,2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 109-117 (Feb. 22-24, 2004).
Gayasen, A., et al., “Reducing Leakage Energy in FPGAs Using Region-Constrained Placement”,2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 51-58 (Feb. 22-24, 2004).
Li, F., et al., “Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics”,2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 42-50 (Feb. 22-24, 2004).
Li, F., et al., “FPGA Power Reduction Using Configurable Dual-Vdd”,2004 Design Automation Conference, San Diego, California, pp. 735-740 (Jun. 7-11, 2004).
Rahman, A. et al., “Evaluation of Low-Leakage Design Techniques for Field Programmable Gate Arrays”,2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 23-30 (Feb. 22-24, 2004).
Altera Corporation
Brown Michael J
Ingerman Jeffrey H.
Perveen Rehana
Ropes & Gray LLP
LandOfFree
Systems and methods for reducing static and total power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for reducing static and total power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for reducing static and total power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041575