Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-02-22
2011-02-22
Rizk, Sam (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S752000
Reexamination Certificate
active
07895500
ABSTRACT:
Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance as sum-product algorithm (SPA) under both floating precision operation and fixed-point operation.
REFERENCES:
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 7454685 (2008-11-01), Kim et al.
patent: 7458009 (2008-11-01), Yu et al.
patent: 7747934 (2010-06-01), Livshitz
patent: 2003/0229843 (2003-12-01), Yu et al.
patent: 2006/0236195 (2006-10-01), Novichkov et al.
patent: 2008/0104474 (2008-05-01), Gao et al.
Jin Jing
Sun Guohui
Yang Hongwen
Yao Wenbin
Baker & McKenzie LLP
Rizk Sam
Via Telecom Co., Ltd.
LandOfFree
Systems and methods for reduced complexity LDPC decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for reduced complexity LDPC decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for reduced complexity LDPC decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2625102