Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-06-28
2011-06-28
Baker, Stephen M (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S780000, C714S784000
Reexamination Certificate
active
07971125
ABSTRACT:
Various systems and methods for generating and/or ordering error indications are disclosed herein. In some cases, the error indication is used as an erasure pointer in a memory access system. As one particular example, a system for ordering erasure pointers is disclosed that includes a group of N sort cells, where N is a whole number. Each of the sort cells is operable to maintain a respective error indication that includes an error value and an associated error pointer. Further, the group of N sort cells is operable to receive an incoming error indication including error value and associated error pointer, and to update the error indication of one or more of the group of N sort cells based in part on the incoming error value. The system also includes a selector circuit that is operable to allow selectable access to each of the respective error pointers maintained in the group of N sort cells.
REFERENCES:
patent: 5278846 (1994-01-01), Okayama et al.
patent: 5325402 (1994-06-01), Ushirokawa
patent: 5392299 (1995-02-01), Rhines et al.
patent: 5513192 (1996-04-01), Janku et al.
patent: 5612964 (1997-03-01), Haraszti
patent: 5701314 (1997-12-01), Armstrong et al.
patent: 5712861 (1998-01-01), Inoue et al.
patent: 5717706 (1998-02-01), Ikeda
patent: 5844945 (1998-12-01), Nam et al.
patent: 5898710 (1999-04-01), Amrany
patent: 5923713 (1999-07-01), Hatakeyama
patent: 5978414 (1999-11-01), Nara
patent: 5983383 (1999-11-01), Wolf
patent: 6005897 (1999-12-01), McCallister et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6029264 (2000-02-01), Kobayashi et al.
patent: 6041432 (2000-03-01), Ikeda
patent: 6065149 (2000-05-01), Yamanaka
patent: 6097764 (2000-08-01), McCallister et al.
patent: 6145110 (2000-11-01), Khayrallah
patent: 6216251 (2001-04-01), McGinn
patent: 6266795 (2001-07-01), Wei
patent: 6317472 (2001-11-01), Choi et al.
patent: 6351832 (2002-02-01), Wei
patent: 6377610 (2002-04-01), Hagenauer et al.
patent: 6381726 (2002-04-01), Weng
patent: 6438717 (2002-08-01), Butler et al.
patent: 6473878 (2002-10-01), Wei
patent: 6511280 (2003-01-01), Sammartino et al.
patent: 6625775 (2003-09-01), Kim
patent: 6671404 (2003-12-01), Kawatani et al.
patent: 6748034 (2004-06-01), Hattori et al.
patent: 6757862 (2004-06-01), Marianetti
patent: 6788654 (2004-09-01), Hashimoto et al.
patent: 6810502 (2004-10-01), Eidson
patent: 6986098 (2006-01-01), Poeppelman
patent: 7010051 (2006-03-01), Murayama et al.
patent: 7047474 (2006-05-01), Rhee et al.
patent: 7058873 (2006-06-01), Song et al.
patent: 7093179 (2006-08-01), Shea
patent: 7184486 (2007-02-01), Wu et al.
patent: 7191378 (2007-03-01), Eroz et al.
patent: 7203887 (2007-04-01), Eroz et al.
patent: 7257764 (2007-08-01), Suzuki et al.
patent: 7310768 (2007-12-01), Eidson et al.
patent: 7370258 (2008-05-01), Iancu et al.
patent: 7587657 (2009-09-01), Haratsch
patent: 2004/0098659 (2004-05-01), Bjerke et al.
patent: 2005/0216819 (2005-09-01), Chugg et al.
patent: 2005/0273688 (2005-12-01), Argon
patent: 2006/0020872 (2006-01-01), Richardson et al.
patent: 2006/0031737 (2006-02-01), Chugg et al.
patent: 2006/0140311 (2006-06-01), Ashley et al.
patent: 2006/0168493 (2006-07-01), Song et al.
patent: 2006/0195772 (2006-08-01), Graef et al.
patent: 2006/0248435 (2006-11-01), Haratsch
patent: 2007/0047635 (2007-03-01), Stojanovic et al.
patent: 2007/0286270 (2007-12-01), Huang et al.
patent: 2008/0049825 (2008-02-01), Chen et al.
patent: 2008/0168330 (2008-07-01), Graef et al.
patent: WO 2006/016751 (2006-02-01), None
patent: WO 2006/091797 (2007-08-01), None
Reggiani et al., “On Reverse Concatenation and Soft Decoding Algorithms for PRML Magnetic Recording Channels”, IEEE Journal on Selected Areas in Communications, vol. 19, No. 4, Apr. 2001, pp. 612-618.
Collins and Hizlan, “Determinate State Convolutional Codes” IEEE Transactions on Communications, Dec. 1993.
Eleftheriou, E. et al., “Low Density Parity Check Codes for Digital Subscriber Lines”, Proc ICC 2002, pp. 1752-1757.
Han and Ryan, “Pinning Techniques for Low-Floor Detection/Decoding of LDPC-Coded Partial Response Channels”, 5th International Symposium on Turbo Codes &Related Topics, 2008.
Mohsenin et al., “Split Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture”, pp. 1-6, printed from www.ece.ucdavis.edu on Jul. 9, 2007.
Vasic, B., “High-Rate Girth-Eight Codes on Rectangular Integer Lattices”, IEEE Trans. Communications, vol. 52, Aug. 2004, pp. 1248-1252.
Vasic, B., “High-Rate Low-Density Parity-Check Codes Based on Anti-Pasch Affine Geometries,” Proc ICC 2002, pp. 1332-1336.
Yeo et al., “VLSI Architecture for Iterative Decoders in Magnetic Storage Channels”, Mar. 2001, pp. 748-755, IEEE trans. Magnetics, vol. 37, No. 2.
Zhong et al., “Area-Efficient Min-Sum Decoder VLSI Architecture for High-Rate QC-LDPC Codes in Magnetic Recording”, pp. 1-15, Submitted 2006, not yet published.
Zhong, “Block-LDPC: A Practical LDPC Coding System Design Approach”, IEEE Trans. On Circuits, Regular Papers, vol. 5, No. 4, pp. 766-775, Apr. 2005.
Zhong et al., “Design of VLSI Implementation-Oriented LDPC Codes”, IEEE, pp. 670-673, 2003.
Zhong et al., “High-Rate Quasi-Cyclic LDPC Codes for Magnetic Recording Channel with Low Error Floor”, ISCAS, IEEE pp. 3546-3549, May 2006.
Zhong et al., “Iterative MAX-LOG-MAP and LDPC Detector/Decoder Hardware Implementation for Magnetic Read Channel”, SRC TECHRON, pp. 1-4, Oct. 2005.
Zhong et al., “Joint Code-Encoder Design for LDPC Coding System VLSI Implementation”, ISCAS, IEEE pp. 389-392, May 2004.
Zhong et al., “Quasi Cyclic LDPC Codes for the Magnetic Recording Channel: Code Design and VSLI Implementation”, IEEE Transactions on Magnetics, v. 43, pp. 1118-1123, Mar. 2007.
Zhong, “VLSI Architecture of LDPC Based Signal Detection and Coding System for Magnetic Recording Channel”, Thesis, RPI, Troy, NY, pp. 1-95, May 2006.
Graef Nils
Haratsch Erich F.
Agere Systems Inc.
Baker Stephen M
Hamilton DeSanctis & Cha
LandOfFree
Systems and methods for prioritizing error correction data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for prioritizing error correction data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for prioritizing error correction data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2657655