Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-25
2009-10-27
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07610567
ABSTRACT:
Methods and systems automate an approach to provide a way to convert a circuit design from a synchronous representation to an asynchronous representation without any designer or user interaction or redesign of the synchronous circuit. An optimized, automated, non-Interactive conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs, facilitating traditional electronic design automation (EDA) tools to process and manipulate asynchronous designs while allowing synchronous designs to be implemented using asynchronous hardware solutions. The invention also facilitates feedback to synchronous design tools in synchronous representation for optimization and iteration of the design process by engineers, eliminating the need for engineers to be aware of the underlying asynchronous architecture of the underlying hardware implementation.
REFERENCES:
patent: 6301655 (2001-10-01), Manohar et al.
patent: 6381692 (2002-04-01), Martin et al.
patent: 6658550 (2003-12-01), Martin
patent: 6690203 (2004-02-01), Nystrom et al.
patent: 7157934 (2007-01-01), Teifel
patent: 2002/0156995 (2002-10-01), Martin et al.
patent: 2002/0166003 (2002-11-01), Nystrom et al.
patent: 2005/0160392 (2005-07-01), Sandbote
patent: 2006/0075210 (2006-04-01), Manohar et al.
patent: 2006/0120189 (2006-06-01), Beerel et al.
patent: 2006/0233006 (2006-10-01), Fant
patent: 2007/0200608 (2007-08-01), Fang et al.
patent: 2007/0253240 (2007-11-01), Manohar et al.
patent: 2007/0256038 (2007-11-01), Manohar
patent: 2007/0262786 (2007-11-01), Manohar et al.
patent: WO-2007127914 (2007-11-01), None
Branover et al., “Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones,” Proc. of DATE'04, 2004 IEEE, 6 pages.
Blunno et al., “Handshake protocols for de-synchronization,” Proc. of ASYNC'04, 2004 IEEE, 10 pages.
Amde et al., “Automating the Design of an Asynchronous DLX Microprocessor,” DAC 2003, pp. 502-507.
Mercer, Eric , et al., “Stochastic cycle period analysis in timed circuits”,University of Utah Masters Thesis, Electrical Engineering Department, University of Utah,(May 1999),78 pgs.
Mercer, E. G., et al., “Stochastic cycle period analysis in timed circuits”,The 2000 IEEE International Symposium on Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. vol. 2, (2000),172-175.
Peng, Song , et al., “Automated synthesis for asynchronic FPGAs”,Published in Symposium on Field Programmable Gate Arrays; Computer Systems Laboratory, Cornell University, Ithaca NY, (2005),11 pgs.
Teifel, John , et al., “Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis”,In 10th Int'l Symposium on Advanced Research in In Asynchronous Circuits and Systems, pp. 17-27, Computer Systems Laboratory, Cornell University, Ithaca, NY,(Apr. 2004),11 pgs.
Achronix Semiconductor Corporation
Garbowski Leigh Marie
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Systems and methods for performing automated conversion of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for performing automated conversion of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for performing automated conversion of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085260