Systems and methods for performing a program-verify process...

Static information storage and retrieval – Floating gate – Multiple values

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185220, C365S185240

Reexamination Certificate

active

08068361

ABSTRACT:
A nonvolatile memory system is operated by performing a program loop on each of a plurality of memory cells, each program loop comprising at least one program-verify operation and selectively pre-charging bit lines associated with each of the plurality of memory cells during the at least one program-verify operation.

REFERENCES:
patent: 6125052 (2000-09-01), Tanaka
patent: 7868604 (2011-01-01), Tran et al.
patent: 2006/0202274 (2006-09-01), Shukuri et al.
patent: 2006/0221688 (2006-10-01), Shukuri et al.
patent: 2008/0025102 (2008-01-01), Chen et al.
patent: 11-176182 (1999-07-01), None
patent: 2000-048582 (2000-02-01), None
patent: 1019990048771 (1999-07-01), None
patent: 1020040057536 (2004-07-01), None
patent: 1020080009073 (2008-01-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Systems and methods for performing a program-verify process... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for performing a program-verify process..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for performing a program-verify process... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4294161

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.